Histogram-based Flash channel estimation

Current generation Flash devices experience significant read-channel degradation from damage to the oxide layer during program and erase operations. Information about the read-channel degradation drives advanced signal processing methods in Flash to mitigate its effect. In this context, channel estimation must be ongoing since channel degradation evolves over time and is a function of the number of program/erase (P/E) cycles. This paper proposes a framework for on-line model-based channel estimation using limited channel measurements (reads). This paper uses a channel model characterizing degradation as a function of retention time and the amount of charge programmed and erased. For channel histogram measurements, equal-probability (equal-height) bin placement yields a good approximation to the original distribution using only ten bins (i.e. nine reads). With the channel model and binning strategy in place, this paper explores candidate numerical least squares channel estimation algorithms and ultimately demonstrates the effectiveness of the Levenberg-Marquardt algorithm, which provides both speed and accuracy, in an algorithm for voltage allocation.

[1]  Kinam Kim,et al.  Degradation of tunnel oxide by FN current stress and its effects on data retention characteristics of 90 nm NAND flash memory cells , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[2]  A. Visconti,et al.  Random Telegraph Noise Effect on the Programmed Threshold-Voltage Distribution of Flash Memories , 2009, IEEE Electron Device Letters.

[3]  Richard D. Wesel,et al.  Increasing flash memory lifetime by dynamic voltage allocation for constant mutual information , 2014, 2014 Information Theory and Applications Workshop (ITA).

[4]  Wonyong Sung,et al.  Estimation of NAND Flash Memory Threshold Voltage Distribution for Optimum Soft-Decision Error Correction , 2013, IEEE Transactions on Signal Processing.

[5]  Richard D. Wesel,et al.  Soft Information for LDPC Decoding in Flash: Mutual-Information Optimized Quantization , 2011, 2011 IEEE Global Telecommunications Conference - GLOBECOM 2011.

[6]  Tong Zhang,et al.  Using Lifetime-Aware Progressive Programming to Improve SLC NAND Flash Memory Write Endurance , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  D. Marquardt An Algorithm for Least-Squares Estimation of Nonlinear Parameters , 1963 .

[8]  Haruhiko Kaneko,et al.  Error Control Coding for Multilevel Cell Flash Memories Using Nonbinary Low-Density Parity-Check Codes , 2009, 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[9]  Roberto Bez,et al.  Introduction to flash memory , 2003, Proc. IEEE.

[10]  Onur Mutlu,et al.  Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation , 2013, ICCD.

[11]  A. Lacaita,et al.  First evidence for injection statistics accuracy limitations in NAND Flash constant-current Fowler-Nordheim programming , 2007, 2007 IEEE International Electron Devices Meeting.

[12]  Donggun Park,et al.  Data retention characteristics of sub-100 nm NAND flash memory cells , 2003, IEEE Electron Device Letters.

[13]  Ken Takeuchi,et al.  A Double-Leve1- V th Select Gate Array Architecture for Multilevel NAND Flash Memories , 1996 .

[14]  Frederic Sala,et al.  Dynamic Threshold Schemes for Multi-Level Non-Volatile Memories , 2012, IEEE Transactions on Communications.

[15]  Frederic Sala,et al.  Dynamic threshold schemes for multi-level non-volatile memories , 2013, 2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR).

[16]  Torleiv Kløve,et al.  Systematic, Single Limited Magnitude Error Correcting Codes for Flash Memories , 2011, IEEE Transactions on Information Theory.

[17]  Richard D. Wesel,et al.  Enhanced Precision Through Multiple Reads for LDPC Decoding in Flash Memories , 2013, IEEE Journal on Selected Areas in Communications.

[18]  K. Takeuchi,et al.  A double-level-V/sub th/ select gate array architecture for multi-level NAND flash memories , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[19]  H. Belgal,et al.  Recovery Effects in the Distributed Cycling of Flash Memories , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[20]  Yan Li,et al.  A 34 MB/s MLC Write Throughput 16 Gb NAND With All Bit Line Architecture on 56 nm Technology , 2009, IEEE Journal of Solid-State Circuits.