论文信息 - Scan line array processors for image computation

Scan line array processors for image computation

This paper describes the scan line array processor (SLAP), a new architecture designed for high-performance yet low-cost image computation. A SLAP is a SIMD linear array of processors, and hence is easy to build and scales well with VLSI technology; yet appropriate special features and programming techniques make it efficient for a surprisingly wide variety of low and medium level computer vision tasks. We describe the basic SLAP concept and some of its variants, discuss a particular planned implementation, and indicate its performance on computer vision and other applications.

Allan L. Fisher

[1] Richard O. Duda,et al. Use of the Hough transformation to detect lines and curves in pictures , 1972, CACM.

[2] Ashok K. Agrawala,et al. A sequential approach to the extraction of shape features , 1977 .

[3] Kenneth E. Batcher,et al. Design of a Massively Parallel Processor , 1980, IEEE Transactions on Computers.

[4] Robert M. Lougheed,et al. The cytocomputer: A practical pipelined image processor , 1980, ISCA '80.

[5] H. T. Kung. Why systolic architectures? , 1982, Computer.

[6] Ugo Montanari,et al. A Method for Obtaining Skeletons Using a Quasi-Euclidean Distance , 1968, J. ACM.

[7] H. T. Kung,et al. Architecture of the PSC-a programmable systolic chip , 1983, ISCA '83.

[8] Henry Fuchs,et al. PIXEL-PLANES: BUILDING A VLSI-BASED GRAPHIC SYSTEM. , 1985 .

[9] Yasunori Dohi,et al. The architecture of a programmable systolic chip , 1984 .

[10] H. T. Kung,et al. Warp as a machine for low-level vision , 1985, Proceedings. 1985 IEEE International Conference on Robotics and Automation.