Electrically programmable memory cell arrangement, and processes for their preparation
暂无分享,去创建一个
Wolfgang Dr. Krautschneider | Josef Willer | Franz Hofmann | Hans Dr Reisinger | F. Hofmann | H. Reisinger | J. Willer | W. Krautschneider
[1] S. Minami,et al. A novel MONOS nonvolatile memory device ensuring 10-year data retention after 10/sup 7/ erase/write cycles , 1993 .
[2] Hyunsang Hwang,et al. Memory effects of silicon‐implanted oxides for electrically erasable programmable read‐only memory applications , 1993 .
[3] T. Tsuchiya,et al. A 1 Mbit EEPROM with MONOS memory cell for semiconductor disk application , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.
[4] Ken Uchida,et al. Yield and reliability of MNOS EEPROM products , 1989 .
[5] H Kawagoe,et al. Minimum Size ROM Structure Compatible to Silicon Gate E/D MOS LSI , 1975, 1975 First European Solid State Circuits Conference (ESSCIRC).