Systematic design of logic controllers for processing plants starting from informal specifications

Abstract In contrast to industrial practice in logic controller design, where manual, experience-based, and thus error-prone procedures are commonly used, this paper proposes a methodology that aims at systematizing the design procedures as much as possible. Given a set of informal specifications and a technical flowchart, the control program is constructed as a sequential function chart (SFC) by transforming the requirements via clearly defined intermediate formats. The resulting SFC can be translated algorithmically into timed automata, composed with an appropriate plant model, and then rigorous verification can be used in order to analyze whether all specifications are satisfied.

[1]  O. Stursberg,et al.  Analysis of Logic Controllers by Transformation of SFC into Timed Automata , 2005, Proceedings of the 44th IEEE Conference on Decision and Control.

[2]  Olaf Stursberg,et al.  Verification of PLC Programs Given as Sequential Function Charts , 2004, SoftSpez Final Report.

[3]  Kim G. Larsen,et al.  A Tutorial on Uppaal , 2004, SFM.

[4]  Martin Große-Rhode Integration of Software Specification Techniques for Applications in Engineering , 2004, Lecture Notes in Computer Science.

[5]  Rajeev Alur,et al.  A Theory of Timed Automata , 1994, Theor. Comput. Sci..