Three-dimensional integrated circuits with NFET and PFET on separate layers fabricated by low temperature Au/SiO2 hybrid bonding
暂无分享,去创建一个
T. Saraya | T. Hiramoto | H. Toshiyoshi | E. Higurashi | Y. Iguchi | H. Ohtake | M. Goto | K. Hagiwara
[1] J. Mazurier,et al. Advances, challenges and opportunities in 3D CMOS sequential integration , 2011, 2011 International Electron Devices Meeting.
[2] P. Enquist,et al. Scalable direct bond technology and applications driving adoption , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.
[3] T. Itoh,et al. Bumpless interconnect of 6-μm pitch Cu electrodes at room temperature , 2008, 2008 58th Electronic Components and Technology Conference.
[4] Yoshiaki Takemoto,et al. A rolling-shutter distortion-free 3D stacked image sensor with −160dB parasitic light sensitivity in-pixel storage node , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[5] P. Soussan,et al. 3D stacked ICs using Cu TSVs and Die to Wafer Hybrid Collective bonding , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).
[6] J. Patel,et al. Enabling SOI-based assembly technology for three-dimensional (3d) integrated circuits (ICs) , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[7] Thomas Ernst,et al. 3-D Sequential Integration: A Key Enabling Technology for Heterogeneous Co-Integration of New Function With CMOS , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.