A testing scheme for crosstalk faults based on the oscillation test signal [VLSI]

A test scheme for crosstalk faults, based on an oscillation signal, is proposed. It uses an oscillation signal applied to an affecting line and detects induced pulses on a victim line if a crosstalk fault exists between these two lines. It is simple and eliminates the complicated timing issues during test generation for crosstalk faults in conventional approaches. The test generation and fault simulation based on the scheme are described. Experimental results are also presented to show the described test generation procedure is effective in generating test patterns for this scheme.

[1]  A. Martinez-Smith,et al.  On-line detection of environmentally-induced delay faults in CMOS wave pipelined circuits , 1996, Proceedings Ninth Annual IEEE International ASIC Conference and Exhibit.

[2]  A. Rubio,et al.  Test pattern generation for logic crosstalk faults in VLSI circuits , 1991 .

[3]  Melvin A. Breuer,et al.  Test generation for crosstalk-induced delay in integrated circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[4]  Melvin A. Breuer,et al.  Test generation in VLSI circuits for crosstalk noise , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[5]  Sujit Dey,et al.  Analysis of interconnect crosstalk defect coverage of test sets , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[6]  Melvin A. Breuer,et al.  Test generation for crosstalk-induced faults: framework and computational results , 2000, Proceedings of the Ninth Asian Test Symposium.

[7]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[8]  Kozo Kinoshita,et al.  An algorithmic test generation method for crosstalk faults in synchronous sequential circuits , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[9]  Jacob A. Abraham,et al.  Automatic test pattern generation for crosstalk glitches in digital circuits , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[10]  Pirouz Bazargan-Sabet,et al.  A model for crosstalk noise evaluation in deep submicron processes , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.

[11]  Gerard V. Kopcsay,et al.  High-Speed Signal Propagation on Lossy Transmission Lines , 1990, IBM J. Res. Dev..

[12]  Antonio Rubio,et al.  Methodology of detection of spurious signals in VLSI circuits , 1993, Proceedings ETC 93 Third European Test Conference.

[13]  Kozo Kinoshita,et al.  A fault simulation method for crosstalk faults in synchronous sequential circuits , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.

[14]  Keith A. Jenkins,et al.  When are transmission-line effects important for on-chip interconnections? , 1997 .

[15]  Cecilia Metra,et al.  Bus crosstalk fault-detection capabilities of error-detecting codes for on-line testing , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Xiaole Xu,et al.  An approach to the analysis and detection of crosstalk faults in digital VLSI circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[18]  Melvin A. Breuer,et al.  Analytic models for crosstalk delay and pulse analysis under non-ideal inputs , 1997, Proceedings International Test Conference 1997.

[19]  Melvin A. Breuer,et al.  Validation and test generation for oscillatory noise in VLSI interconnects , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[20]  M. Roca,et al.  Detectability of spurious signals with limited propagation in combinational circuits , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[21]  E. Sicard,et al.  On crosstalk fault detection in hierarchical VLSI logic circuits , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).