Optimizing performances of switched current memory cells through a heuristic

Optimally designing switched current (SI) memory cells is a hard task. In addition, it is usually limited to the design of ideal cells. Thus, in this paper we deal with optimizing these cells and precisely real ones using a heuristic. Since SI class AB grounded gate memory cells are well known to be improved cells, we applied the proposed heuristic to design this kind of cells. Also, besides maximizing performances and minimizing famous error sources, we focus on optimally sizing transistors forming switches and bias sources. The optimization procedure, developed with help of C++ software, allows automatic design of the cell. It is also highlighted in the followings.

[1]  Mourad Loulou,et al.  Settling accuracy and noise performances in switched current grounded gate class AB memory cells , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[2]  John B. Hughes,et al.  Switched-currents : an analogue technique for digital technology , 1993 .

[3]  John B. Hughes,et al.  Switched-capacitors versus switched-currents: a theoretical comparison [in CMOS] , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[4]  Andrew R. Conn,et al.  Optimization of custom MOS circuits by transistor sizing , 1996, ICCAD 1996.

[5]  P. Loumeau,et al.  Current-mode class AB design using floating voltage-source , 1996 .

[6]  N. Masmoudi,et al.  An improved algorithm-driven methodology to optimize switched current memory cells by transistor sizing , 2004, International Conference on Electrical, Electronic and Computer Engineering, 2004. ICEEC '04..

[7]  George S. Moschytz,et al.  Clockfeedthrough compensation technique for switched-current circuits , 1995 .

[8]  Ian O'Connor,et al.  Automated synthesis of current-memory cells , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  John B. Hughes,et al.  Low-voltage class AB two-step sampling switched-currents , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[10]  W. Guggenbuhl,et al.  Cascode circuits for low-voltage and low-current applications , 1996, Proceedings of Third International Conference on Electronics, Circuits, and Systems.

[11]  John B. Hughes,et al.  Class AB technique for high performance switched-current memory cells , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[12]  Soo-Won Kim,et al.  New clock-feedthrough compensation scheme for switched-current circuits , 1998 .