Mobile Ecosystem Driven Dynamic Pipeline Adaptation for Low Power
暂无分享,去创建一个
[1] David M. Brooks,et al. A circuit level implementation of an adaptive issue queue for power-aware microprocessors , 2001, GLSVLSI '01.
[2] Gürhan Küçük,et al. Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources , 2001, MICRO.
[3] Srilatha Manne,et al. Power and energy reduction via pipeline balancing , 2001, ISCA 2001.
[4] Alex Orailoglu,et al. On-device objective-C application optimization framework for high-performance mobile processors , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[5] Kanad Ghose,et al. Reducing Delay and Power Consumption of the Wakeup Logic Through Instruction Packing and Tag Memoization , 2004, PACS.
[6] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[7] Pradip Bose,et al. Microarchitectural techniques for power gating of execution units , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[8] Michael F. P. O'Boyle,et al. Software directed issue queue power reduction , 2005, 11th International Symposium on High-Performance Computer Architecture.
[9] Margaret Martonosi,et al. Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[10] Kaushik Roy,et al. Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories , 2000, ISLPED '00.
[11] Todd M. Austin,et al. SimpleScalar: An Infrastructure for Computer System Modeling , 2002, Computer.
[12] Yu Bai,et al. Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors , 2000, PACS.