PLL frequency synthesizer system utilizing multi-programmable dividers

In this paper, we propose a new PLL frequency synthesizer utilizing multi-programmable dividers which can attain a higher speed lock-up time. Proposed PLL can increase the loop gain without the increase of reference frequency. Effectiveness of PLL with multi-programmable dividers and multi-phase detectors will be shown by the theoretical considerations and experimental results.