A 40 MHz-BW 12-bit continuous-time ∆Σ modulator with digital calibration and 84.2 dB-SFDR in 90 nm CMOS

A 4th-order 40 MHz-BW 12-bit continuous-time delta-sigma modulator with digital calibration is presented. A cost-efficient current-shaping technique for the SC DAC is proposed to relax the OTA slewing requirement. The DAC static and dynamic mismatches are eliminated by a look-up table based digital calibration. With a 1.2 V power supply and a 960 MHz clock, 73.6 dB peak SNR and 76.3 dB DR are measured for a 40 MHz bandwidth. After calibration, the modulator achieves an excellent SFDR of 84.2 dB and a 72.9 dB peak SNDR, with IM3 better than 85 dB. The modulator consumes 69.6 mW power, and occupies 0.28 mm2 area in 90 nm CMOS.

[1]  C. Holuigue,et al.  A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB , 2006, IEEE Journal of Solid-State Circuits.

[2]  Gert Cauwenberghs,et al.  Adaptive digital correction of analog errors in MASH ADCs. I. Off-line and blind on-line calibration , 2000 .

[3]  Georges G. E. Gielen,et al.  Calibration of DAC Mismatch Errors in $\Sigma\Delta$ ADCs Based on a Sine-Wave Measurement , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  John G. Kauffman,et al.  A 72 dB DR, CT ΔΣ Modulator Using Digitally Estimated, Auxiliary DAC Linearization Achieving 88 fJ/conv-step in a 25 MHz BW , 2014, IEEE Journal of Solid-State Circuits.

[5]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[6]  Kofi A. A. Makinwa,et al.  A 4GHz CT ΔΣ ADC with 70dB DR and −74dBFS THD in 125MHz BW , 2011, 2011 IEEE International Solid-State Circuits Conference.

[7]  M.H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time $\Delta\Sigma$ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 $\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.

[8]  Didier Rene Haspeslagh,et al.  A highly linear CMOS G/sub m/-C bandpass filter with on-chip frequency tuning , 1997 .

[9]  Michiel Steyaert,et al.  A 0.02mm2 65nm CMOS 30MHz BW all-digital differential VCO-based ADC with 64dB SNDR , 2010, 2010 Symposium on VLSI Circuits.

[10]  Robert H. M. van Veldhoven,et al.  A 56 mW Continuous-Time Quadrature Cascaded $\Sigma\Delta$ Modulator With 77 dB DR in a Near Zero-IF 20 MHz Band , 2007, IEEE Journal of Solid-State Circuits.

[11]  Patrick Satarzadeh,et al.  A 20mW 61dB SNDR (60MHz BW) 1b 3rd-order continuous-time delta-sigma modulator clocked at 6GHz in 45nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[12]  Shanthi Pavan,et al.  A continuous-time ΔΣ modulator with 87 dB dynamic range in a 2MHz signal bandwidth using a Switched-Capacitor Return-to-Zero DAC , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[13]  Maurits Ortmanns,et al.  Continuous time sigma-delta A/D conversion : fundamentals, performance limits and robust implementations , 2006 .

[14]  M.Z. Straayer,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.

[15]  R. V. Veldhoven.  A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.

[16]  Shanthi Pavan,et al.  Alias Rejection of Continuous-Time $\Delta\Sigma$ Modulators With Switched-Capacitor Feedback DACs , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Zhimin Li,et al.  A 14 Bit Continuous-Time Delta-Sigma A/D Modulator With 2.5 MHz Signal Bandwidth , 2007, IEEE Journal of Solid-State Circuits.

[18]  Ian Galton,et al.  A reconfigurable mostly-digital ΔΣ ADC with a worst-case FOM of 160dB , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[19]  J.H. Huijsing,et al.  An IF-to-Baseband $\Sigma \Delta$ Modulator for AM/FM/IBOC Radio Receivers With a 118 dB Dynamic Range , 2007, IEEE Journal of Solid-State Circuits.

[20]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[21]  Z. Yuan.  A highly linear CMOS Gm-C bandpass filter with on-chip frequency tuning , 1997 .