DWM-PUF: A low-overhead, memory-based security primitive

Physically Unclonable Function (PUF) is a security primitive to address hardware security issues such as chip authentication, Intellectual Property (IP) protection etc. Conventional CMOS PUFs are built on delay (inverter chains, scan chains etc.) or memory structures (like SRAM). In this paper, we propose a novel PUF which works on the principles of spintronic Domain Wall Memory (DWM). Conventional DWM is limited by pinning due to process variations induced surface roughness of the nanowire. We exploit this limitation towards chip-authentication. We propose two flavors of PUFs namely relay-PUF and memory-PUF. The proposed PUFs show excellent entropy (measured by Hamming Distance). We also analyze metrics such as robustness, area and power of the DWM-PUFs. The memory-PUF indicated up to an order of magnitude reduction in power compared to SRAM PUF.

[1]  Burkhard Hillebrands,et al.  Spin Dynamics in Confined Magnetic Structures , 2002 .

[2]  Burkard Hillebrands,et al.  Spin Dynamics in Confined Magnetic Structures III , 2002 .

[3]  Srinivas Devadas,et al.  Silicon physical random functions , 2002, CCS '02.

[4]  Blaise L. P. Gassend,et al.  Physical random functions , 2003 .

[5]  Srinivas Devadas,et al.  Identification and authentication of integrated circuits , 2004, Concurr. Pract. Exp..

[6]  Marten van Dijk,et al.  A technique to build a secret key in integrated circuits for identification and authentication applications , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[7]  Masamitsu Hayashi,et al.  Current driven dynamics of magnetic domain walls in permalloy nanowires , 2006 .

[8]  Jorge Guajardo,et al.  FPGA Intrinsic PUFs and Their Use for IP Protection , 2007, CHES.

[9]  S. Parkin,et al.  Magnetic Domain-Wall Racetrack Memory , 2008, Science.

[10]  Shunsuke Fukami,et al.  Analysis of current-driven domain wall motion from pinning sites in nanostrips with perpendicular magnetic anisotropy , 2008 .

[11]  M.H. Kryder,et al.  After Hard Drives—What Comes Next? , 2009, IEEE Transactions on Magnetics.

[12]  P. Chevalier,et al.  Racetrack memory cell array with integrated magnetic tunnel junction readout , 2011, 2011 International Electron Devices Meeting.

[13]  Miodrag Potkonjak,et al.  Nanoelectronic Solutions for Hardware Security , 2012, IACR Cryptology ePrint Archive.

[14]  Miodrag Potkonjak,et al.  Nano-PPUF: A Memristor-Based Security Primitive , 2012, 2012 IEEE Computer Society Annual Symposium on VLSI.

[15]  Garrett S. Rose,et al.  Foundations of memristor based PUF architectures , 2013, 2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[16]  A write-time based memristive PUF for hardware security applications , 2013, ICCAD 2013.

[17]  Swaroop Ghosh Path to a TeraByte of on-chip memory for petabit per second bandwidth with < 5Watts of power , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[18]  Garrett S. Rose,et al.  A write-time based memristive PUF for hardware security applications , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[19]  Miodrag Potkonjak,et al.  Hardware security strategies exploiting nanoelectronic circuits , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).

[20]  Swaroop Ghosh,et al.  Modeling and analysis of domain wall dynamics for robust and low-power embedded memory , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[21]  Garrett S. Rose,et al.  Nanoelectronics and Hardware Security , 2014, Network Science and Cybersecurity.