A 960MS/s DAC with 80dB SFDR in 20nm CMOS for multi-mode baseband wireless transmitter

A 960MS/s calibrated digital-to-analog converter (DAC) and low pass reconstruction filter are fabricated in 20nm CMOS. The calibration is implemented without an extra analog-to-digital converter (ADC) by reconfiguring the filter as the integrator for an incremental ADC which is used to digitize DAC cell mismatch. The digital input to the DAC is compensated by a look-up table to correct DAC mismatch in real-time. Before calibration, DNL is -1.1/+0.7LSB and INL is -2.1/+0.3LSB. After calibration DNL and INL are improved to -0.2/+0.2LSB and -0.3/+0.2LSB respectively. This 10b DAC achieves 80.2dB SFDR after calibration, and occupies 0.01mm2 for an I/Q DAC pair which is 12.5% of the area for an uncalibrated I/Q DAC pair.

[1]  Jieh-Tsorng Wu,et al.  A 12-Bit 1.25-GS/s DAC in 90 nm CMOS With $ > $70 dB SFDR up to 500 MHz , 2011, IEEE Journal of Solid-State Circuits.

[2]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[3]  Jieh-Tsorng Wu,et al.  A 12b 1.25GS/s DAC in 90nm CMOS with >70dB SFDR up to 500MHz , 2011, 2011 IEEE International Solid-State Circuits Conference.

[4]  Yongjian Tang,et al.  A 14b 200MS/s DAC with SFDR>78dBc, IM3<−83dBc and NSD<−163dBm/Hz across the whole Nyquist band enabled by dynamic-mismatch mapping , 2010, 2010 Symposium on VLSI Circuits.

[5]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[6]  Yonghua Cong,et al.  A 1.5 V 14 b 100 MS/s self-calibrated DAC , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[7]  Nam-Seog Kim,et al.  A 10b 600MS/s multi-mode CMOS DAC for multiple Nyquist zone operation , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.