A tabular macromodeling approach to fast timing simulation including parasitics

The approach accounts for RC parasitic loading, overlapping inputs, and incomplete charging or discharging of output nodes. The macromodeling splits the subcircuits data into transistor-gate information and loading information. In a given design many subcircuits have identical gate configurations, but each instance of a gate has a unique RC loading condition. During simulation the gate and loading information is combined and used to calculate output-node voltage changes. All necessary information needed for voltage calculations are precomputed and stored in tables. The proposed macromodeling and the delay method greatly reduce simulation time. The approach has been implemented in a simulator called IDSIM2, and a number of large examples have been simulated. Speedups of up to three orders of magnitude have been obtained compared to standard circuit simulation, with loss of accuracy of less than 10%.<<ETX>>

[1]  S. R. Nassif,et al.  CINNAMON: Coupled Integration and Nodal Analysis of MOS Networks , 1986, DAC 1986.

[2]  John K. Ousterhout A Switch-Level Timing Verifier for Digital MOS VLSI , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Norman P. Jouppi,et al.  Timing Analysis for nMOS VLSI , 1983, 20th Design Automation Conference Proceedings.

[4]  John L. Wyatt,et al.  The Waveform Bounding Approach to Timing Analysis of Digital MOS IC's , 1983 .

[5]  Timothy N. Trick,et al.  Network Partitioning and Ordering for MOS VLSI Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  W. C. Elmore The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[7]  Prasad Subramaniam,et al.  An accurate and efficient gate level delay calculator for MOS circuits , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[8]  Ibrahim N. Hajj,et al.  Multi-level circuit partitioning for switch-level timing simulation , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[9]  Ajoy K. Bose,et al.  A Multiple Delay Simulator for MOS LSI Circuits , 1980, 17th Design Automation Conference.