TSV (Through Silicon Via) has been widely welcomed as an enabling technology for three-dimensional integration in a package with high density. The developing of a drilling method for TSVs with tapered sections by experimental methodology can be a tedious task. This paper reports on a advanced deep reactive ion etch process technology for the tapering of deep silicon vias which can be used in the fabrication of through silicon interconnection for 3D system in packaging application. The process consists of two etching steps: the 1st BOSCH etching step is designed to etch vertical 150–200um deep through-silicon vias. And the 2nd etch step is designed to control the taper angle of the via. These features (30–80 µm in diameter) are aimed for applications in 3D integration and MEMS packaging. The effects of various time of 2nd etch step on the via profile development are investigated. lt has been demonstrated that it is feasible to achieve a controllable via taper to realize a void-free copper via-filling by electroplating process.
[1]
G. Craciun,et al.
Through-wafer copper electroplating for three-dimensional interconnects
,
2002
.
[2]
Ranganathan Nagarajan,et al.
Development of dual-etch via tapering process for through-silicon interconnection
,
2007
.
[3]
Weileun Fang,et al.
Implementation of three-dimensional SOI-MEMS wafer-level packaging using through-wafer interconnections
,
2007
.
[4]
Pasqualina M. Sarro,et al.
Continuous deep reactive ion etching of tapered via holes for three-dimensional integration
,
2008
.
[5]
X. Baillin,et al.
Through silicon vias technology for CMOS image sensors packaging
,
2008,
2008 58th Electronic Components and Technology Conference.