Turbo Decoder Using Contention-Free Interleaver and Parallel Architecture

This paper introduces a turbo decoder that utilizes multiple soft-in/soft-out (SISO) decoders to decode one codeword. In addition, each SISO decoder is modified to allow simultaneous execution over multiple successive trellis stages. The design issues related to the architecture with parallel high-radix SISO decoders are discussed. First, a contention-free interleaver for the hybrid parallelism is presented to overcome the complicated collision problem as well as reduce interconnection network complexity. Second, two techniques for the high-speed add-compare-select (ACS) circuits are given to lessen area overhead of the SISO decoder. Third, a modification of the processing schedule is made for higher operating efficiency. Two designs with parallel architecture have been implemented. The first design with 32 SISO decoders, each of which processes 2 symbols per cycle, has 160 Mb/s and 0.22 nJ/b/iter after measurement. The second design uses 16 SISO decoders to deal with 4 symbols per cycle and achieves 100% efficiency, leading to 1000 Mb/s and 0.15 nJ/b/iter in post-layout simulation.

[1]  Norbert Wehn,et al.  Enabling high-speed turbo-decoding through concurrent interleaving , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[2]  M. Jezequel,et al.  Exploring Parallel Processing Levels for Convolutional Turbo Decoding , 2006, 2006 2nd International Conference on Information & Communication Technologies.

[3]  Ran Ginosar,et al.  Parallel VLSI architecture for MAP turbo decoder , 2002, The 13th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications.

[4]  John Cocke,et al.  Optimal decoding of linear codes for minimizing symbol error rate (Corresp.) , 1974, IEEE Trans. Inf. Theory.

[5]  Inkyu Lee,et al.  A new architecture for the fast Viterbi algorithm , 2003, IEEE Trans. Commun..

[6]  Yu T. Su,et al.  A new interleaver design and its application to turbo codes , 2002, Proceedings IEEE 56th Vehicular Technology Conference.

[7]  Shu Lin,et al.  Two simple stopping criteria for turbo decoding , 1999, IEEE Trans. Commun..

[8]  Christian Bettstetter,et al.  Turbo decoding with tail-biting trellises , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[9]  Tughrul Arslan,et al.  High speed max-log-MAP turbo SISO decoder implementation using branch metric normalization , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).

[10]  Sorin Adrian Barbulescu,et al.  ITERATIVE DECODING OF TURBO CODES AND OTHER CONCATENATED CODES , 1996 .

[11]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[12]  Kung Yao,et al.  Interleaver design for high speed turbo decoders , 2004, 2004 IEEE Wireless Communications and Networking Conference (IEEE Cat. No.04TH8733).

[13]  V. Derudder,et al.  A scalable 8.7nJ/bit 75.6Mb/s parallel concatenated convolutional (turbo-) CODEC , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[14]  Oscar Y. Takeshita,et al.  On maximum contention-free interleavers and permutation polynomials over integer rings , 2005, IEEE Transactions on Information Theory.

[15]  Cheng-Chi Wong,et al.  A 0.22 nJ/b/iter 0.13 μm turbo decoder chip using inter-block permutation interleaver , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[16]  Patrick Robertson,et al.  A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain , 1995, Proceedings IEEE International Conference on Communications ICC '95.

[17]  Michel Jezequel,et al.  Towards an optimal parallel decoding of turbo codes , 2006 .

[18]  Paul Fortier,et al.  High-speed and low-power design of parallel turbo decoder , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[19]  Gianluca Piccinini,et al.  Architectural strategies for low-power VLSI turbo decoders , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[20]  Tobias G. Noll,et al.  A parametrizable low-power high-throughput turbo-decoder , 2005, Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005..

[21]  David Gnaedig,et al.  Design of Three-Dimensional Multiple Slice Turbo Codes , 2005, EURASIP J. Adv. Signal Process..

[22]  Yeheskel Bar-Ness,et al.  A parallel MAP algorithm for low latency turbo decoding , 2002, IEEE Communications Letters.

[23]  S. Raisamo,et al.  From , 2020, The Solace Is Not the Lullaby.

[24]  Ran Ginosar,et al.  Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Sergio Benedetto,et al.  Mapping interleaving laws to parallel turbo and LDPC decoder architectures , 2004, IEEE Transactions on Information Theory.

[26]  Amer Baghdadi,et al.  Butterfly and Benes-Based on-Chip Communication Networks for Multiprocessor Turbo Decoding , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[27]  Catherine Douillard,et al.  Iterative Decoding of Concatenated Convolutional Codes: Implementation Issues , 2007, Proceedings of the IEEE.

[28]  Ken Gracie,et al.  Turbo and Turbo-Like Codes: Principles and Applications in Telecommunications , 2007, Proceedings of the IEEE.

[29]  P. Urard,et al.  A generic 350 Mb/s turbo-codec based on a 16-states SISO decoder , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[30]  M. Bickerstaff,et al.  A 24Mb/s radix-4 logMAP turbo decoder for 3GPP-HSDPA mobile wireless , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[31]  A. Giulietti,et al.  Parallel turbo coding interleavers: avoiding collisions in accesses to storage elements , 2002 .

[32]  Vincent C. Gaudet,et al.  On multiple slice turbo codes , 2005, Ann. des Télécommunications.

[33]  Sergio Benedetto,et al.  Variable-size interleaver design for parallel turbo decoder architectures , 2004, IEEE Global Telecommunications Conference, 2004. GLOBECOM '04..