Improving smart card security using self-timed circuits
暂无分享,去创建一个
George S. Taylor | Ross J. Anderson | Simon W. Moore | Robert D. Mullins | Paul A. Cunningham | S. Moore | R. Mullins | G. Taylor
[1] Eby G. Friedman,et al. System Timing , 2000, The VLSI Handbook.
[2] Markus G. Kuhn,et al. Tamper resistance: a cautionary note , 1996 .
[3] Jean-Jacques Quisquater,et al. ElectroMagnetic Analysis (EMA): Measures and Counter-Measures for Smart Cards , 2001, E-smart.
[4] M. Kuhn,et al. The Advanced Computing Systems Association Design Principles for Tamper-resistant Smartcard Processors Design Principles for Tamper-resistant Smartcard Processors , 2022 .
[5] Paul C. Kocher,et al. Differential Power Analysis , 1999, CRYPTO.
[6] Kiyoshi Oguri,et al. Asynchronous Circuit Design , 2001 .
[7] Paul C. Kocher,et al. Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems , 1996, CRYPTO.
[8] Henk L. Muller,et al. Non-deterministic Processors , 2001, ACISP.
[9] Henk L. Muller,et al. Random Register Renaming to Foil DPA , 2001, CHES.