A Self-Matching Complementary-Reference Sensing Scheme for High-Speed and Reliable Toggle Spin Torque MRAM
暂无分享,去创建一个
Guanda Wang | Sorin Cotofana | Youguang Zhang | Jinkai Wang | Chenyu Lian | Yining Bai | Zhizhong Zhang | Zhenyi Zheng | Lei Chen | Kelian Lin | Kun Zhang | Xiulong Wu | Yue Zhang
[1] Sreedhar Natarajan,et al. Cycling endurance optimization scheme for 1Mb STT-MRAM in 40nm technology , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[2] Guanda Wang,et al. Enhanced Spin-Orbit Torque and Multilevel Current-Induced Switching in W/Co−Tb/Pt Heterostructure , 2019, Physical Review Applied.
[3] Xiulong Wu,et al. Self-compared bit-line pairs for eliminating effects of leakage current , 2017 .
[4] Reza Lotfi,et al. Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] David Blaauw,et al. A 1-Mb 28-nm 1T1MTJ STT-MRAM With Single-Cap Offset-Cancelled Sense Amplifier and In Situ Self-Write-Termination , 2019, IEEE Journal of Solid-State Circuits.
[6] Massimo Alioto,et al. A Variation-Aware Timing Modeling Approach for Write Operation in Hybrid CMOS/STT-MTJ Circuits , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] Meng-Fan Chang,et al. A 28nm 32Kb embedded 2T2MTJ STT-MRAM macro with 1.3ns read-access time for fast and reliable read applications , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).
[8] Zhaohao Wang,et al. Ultra-Dense Ring-Shaped Racetrack Memory Cache Design , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.
[9] K. L. Wang,et al. Field-Free Switching of Perpendicular Magnetization through Voltage-Gated Spin-Orbit Torque , 2019, 2019 IEEE International Electron Devices Meeting (IEDM).
[10] Jun Yang,et al. MTJ-LRB: Proposal of MTJ-Based Loop Replica Bitline as MRAM Device-Circuit Interaction for PVT-Robust Sensing , 2020, IEEE Transactions on Circuits and Systems II: Express Briefs.
[11] Hanwool Jeong,et al. SRAM Operational Mismatch Corner Model for Efficient Circuit Design and Yield Analysis , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.
[12] Hanwool Jeong,et al. One-Sided Static Noise Margin and Gaussian-Tail-Fitting Method for SRAM , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[13] Zhaohao Wang,et al. Perpendicular-anisotropy magnetic tunnel junction switched by spin-Hall-assisted spin-transfer torque , 2015, Journal of Physics D: Applied Physics.
[14] H. Hoenigschmid,et al. A 16-Mb MRAM featuring bootstrapped write drivers , 2005, IEEE Journal of Solid-State Circuits.
[15] Guanda Wang,et al. Compact Modeling of Perpendicular-Magnetic-Anisotropy Double-Barrier Magnetic Tunnel Junction With Enhanced Thermal Stability Recording Structure , 2019, IEEE Transactions on Electron Devices.
[16] Ching Lu,et al. Field-free Spin-orbit Torque Switching of Perpendicular Magnetic Tunnel Junction Utilizing Voltage-Controlled Magnetic Anisotropy Pulse Width Optimization , 2018, 2018 Non-Volatile Memory Technology Symposium (NVMTS).
[17] Jun Yang,et al. A Self-Timed Voltage-Mode Sensing Scheme With Successive Sensing and Checking for STT-MRAM , 2020, IEEE Transactions on Circuits and Systems I: Regular Papers.
[18] Weisheng Zhao,et al. Compact Modeling of Perpendicular-Anisotropy CoFeB/MgO Magnetic Tunnel Junctions , 2012, IEEE Transactions on Electron Devices.
[19] Massimo Alioto,et al. Novel Boosted-Voltage Sensing Scheme for Variation-Resilient STT-MRAM Read , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.
[20] Kaushik Roy,et al. High Performance and Energy-Efficient On-Chip Cache Using Dual Port (1R/1W) Spin-Orbit Torque MRAM , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.
[21] T. Nirschl,et al. Yield and speed optimization of a latch-type voltage sense amplifier , 2004, IEEE Journal of Solid-State Circuits.
[22] J. Swerts,et al. Manufacturable 300mm platform solution for Field-Free Switching SOT-MRAM , 2019, 2019 Symposium on VLSI Technology.
[23] Yuan Xie,et al. A Study on Practically Unlimited Endurance of STT-MRAM , 2017, IEEE Transactions on Electron Devices.
[24] Kevin Garello,et al. Spin-orbit torque magnetization switching of a three-terminal perpendicular magnetic tunnel junction , 2013, 1310.8235.
[25] Seong-Ook Jung,et al. Data-Cell-Variation-Tolerant Dual-Mode Sensing Scheme for Deep Submicrometer STT-RAM , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.
[26] Massimo Alioto,et al. Time-Based Sensing for Reference-Less and Robust Read in STT-MRAM Memories , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.
[27] Yu-Lin Chen,et al. 13.3 A 22nm 32Mb Embedded STT-MRAM with 10ns Read Speed, 1M Cycle Write Endurance, 10 Years Retention at 150°C and High Immunity to Magnetic Field Interference , 2020, 2020 IEEE International Solid- State Circuits Conference - (ISSCC).
[28] Kaushik Roy,et al. Embedding Read-Only Memory in Spin-Transfer Torque MRAM-Based On-Chip Caches , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[29] Sachin S. Sapatnekar,et al. In-Memory Processing on the Spintronic CRAM: From Hardware Design to Application Mapping , 2019, IEEE Transactions on Computers.
[30] A. Fert,et al. Field-free switching of a perpendicular magnetic tunnel junction through the interplay of spin–orbit and spin-transfer torques , 2018, Nature Electronics.
[31] B. Rajendran,et al. Neuromorphic Computing Based on Emerging Memory Technologies , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.
[32] Weisheng Zhao,et al. Proposal of Toggle Spin Torques Magnetic RAM for Ultrafast Computing , 2019, IEEE Electron Device Letters.
[33] Seyed Ghassem Miremadi,et al. TA-LRW: A Replacement Policy for Error Rate Reduction in STT-MRAM Caches , 2019, IEEE Transactions on Computers.
[34] Weisheng Zhao,et al. Perpendicular magnetization switching by large spin–orbit torques from sputtered Bi2Te3 , 2020, Chinese Physics B.
[35] Kang L. Wang,et al. Switching of perpendicular magnetization by spin-orbit torques in the absence of external magnetic fields. , 2013, Nature nanotechnology.
[36] Anand Raghunathan,et al. Computing in Memory With Spin-Transfer Torque Magnetic RAM , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[37] Hui Zhao,et al. A Scaling Roadmap and Performance Evaluation of In-Plane and Perpendicular MTJ Based STT-MRAMs for High-Density Cache Memory , 2013, IEEE Journal of Solid-State Circuits.
[38] Seong-Ook Jung,et al. SRAM Design for 22-nm ETSOI Technology: Selective Cell Current Boosting and Asymmetric Back-Gate Write-Assist Circuit , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.
[39] Jacques-Olivier Klein,et al. Failure and reliability analysis of STT-MRAM , 2012, Microelectron. Reliab..
[40] S. Yuasa,et al. Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions , 2004, Nature materials.
[41] Puneet Gupta,et al. Tunneling Negative Differential Resistance-Assisted STT-RAM for Efficient Read and Write Operations , 2017, IEEE Transactions on Electron Devices.
[42] Massimo Alioto,et al. Dynamic Reference Voltage Sensing Scheme for Read Margin Improvement in STT-MRAMs , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.
[43] Yiran Chen,et al. Compact Model of Subvolume MTJ and Its Design Application at Nanoscale Technology Nodes , 2015, IEEE Transactions on Electron Devices.