System-level exploration with SpecSyn

We present the SpecSyn system-level design environment supporting the specify-explore-refine (SER) design paradigm. This three-step approach includes precise specification of system functionality, rapid exploration of numerous system-level design options, and refinement of the specification into one reflecting the chosen option. A system-level design option consists of an allocation of system, components like standard and custom processors, and a partitioning of functionality among those components. Focusing on SpecSyn's exploration techniques, we emphasize its two-phase estimation approach and highlight experiments using SpecSyn.

[1]  Donatella Sciuto,et al.  Partitioning and Exploration Strategies in the TOSCA Co-Design Flow , 1996, CODES.

[2]  Donald E. Thomas,et al.  Architectural partitioning for system level synthesis of integrated circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  David Harel,et al.  Statecharts: A Visual Formalism for Complex Systems , 1987, Sci. Comput. Program..

[4]  Edward A. Lee,et al.  A hardware-software codesign methodology for DSP applications , 1993, IEEE Design & Test of Computers.

[5]  Daniel Gajski,et al.  Model refinement for hardware-software codesign , 1996, Proceedings ED&TC European Design and Test Conference.

[6]  Alberto L. Sangiovanni-Vincentelli,et al.  Interface-based design , 1997, DAC.

[7]  Wayne Wolf,et al.  Process partitioning for distributed embedded systems , 1996, Proceedings of 4th International Workshop on Hardware/Software Co-Design. Codes/CASHE '96.

[8]  Alice C. Parker,et al.  Synthesis of application-specific multiprocessor architectures , 1991, 28th ACM/IEEE Design Automation Conference.

[9]  Frank Vahid,et al.  SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Wayne H. Wolf,et al.  Process Partitioning for Distributed Embedded Systems , 1996, CODES.

[11]  Jan M. Rabaey,et al.  A dynamic design estimation and exploration environment , 1997, DAC.

[12]  Daniel Gajski,et al.  Software estimation using a generic-processor model , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[13]  Frank Vahid.  Procedure exlining: a transformation for improved system and behavioral synthesis , 1995 .

[14]  Jörg Henkel,et al.  Hardware-software cosynthesis for microcontrollers , 1993, IEEE Design & Test of Computers.

[15]  Jianwen Zhu,et al.  Specification and Design of Embedded Systems , 1998, Informationstechnik Tech. Inform..

[16]  Frank Vahid,et al.  Incremental hardware estimation during hardware/software functional partitioning , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[17]  De MicheliGiovanni,et al.  Hardware-Software Cosynthesis for Digital Systems , 1993 .

[18]  Giovanni De Micheli,et al.  Hardware-software cosynthesis for digital systems , 1993, IEEE Design & Test of Computers.

[19]  Jörg Henkel,et al.  A hardware/software partitioner using a dynamically determined granularity , 1997, DAC.

[20]  Daniel Gajski,et al.  Model Refinement for Hardware-Software Codesign , 1996, TODE.

[21]  Frank Vahid,et al.  100-hour design cycle: a test case , 1994, EURO-DAC '94.

[22]  Michael C. McFarland,et al.  Incorporating bottom-up design into hardware synthesis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  Wayne Wolf,et al.  Hardware-software co-design of embedded systems , 1994, Proc. IEEE.