On-chip voltage regulator module (VRM) effect on power/ground noise and jitter at high-speed output buffer

On-chip voltage regulator module (VRM) for the reduction of power/ground noise on power distribution network (PDN) and jitter minimization at high-speed output buffer is introduced. The basic topology and optimized operation for on-chip VRM is analyzed. A PDN with on-chip VRM shows reduced power/ground noise through removing additional effects coming from package/PCB PDN. Also, when on-chip VRM is implemented on PDN of high-speed output buffers, jitter at output signal is lower. Improvements on PDN and jitter through on-chip VRM are shown and validated with SPICE simulation with 110nm CMOS technology library.

[1]  Peng Xu,et al.  Topologies and design considerations for distributed power system applications , 2001, Proc. IEEE.

[2]  Avinoam Kolodny,et al.  Efficiency optimization of integrated DC-DC buck converters , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.

[3]  P.L. Chapman,et al.  Design of Low Power Monolithic DC-DC Buck Converter with Integrated Inductor , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[4]  Yan-Fei Liu,et al.  Novel Digital Controller Improves Dynamic Response and Simplifies Design Process of Voltage Regulator Module , 2007, APEC 07 - Twenty-Second Annual IEEE Applied Power Electronics Conference and Exposition.

[5]  Peng Xu,et al.  Investigation of candidate VRM topologies for future microprocessors , 2000 .

[6]  Sachin S. Sapatnekar,et al.  Addressing thermal and power delivery bottlenecks in 3D circuits , 2009, 2009 Asia and South Pacific Design Automation Conference.

[7]  J. Gjanci,et al.  Investigating issues of on-chip voltage regulator in nanoscale integrated circuits , 2008, 2008 International Conference on Microelectronics.

[8]  Masud H. Chowdhury,et al.  On-chip voltage regulator without physical inductor , 2012, 10th IEEE International NEWCAS Conference.

[9]  Eby G. Friedman,et al.  Efficiency analysis of a high frequency buck converter for on–chip integration with a dual–V DD microprocessor , 2002 .

[10]  Jian Sun,et al.  Fully Monolithic Cellular Buck Converter Design for 3-D Power Delivery , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Qinghua Li,et al.  A Fully-Integrated Buck Converter Design and Implementation for On-Chip Power Supplies , 2012, J. Comput..

[12]  Jian Sun,et al.  3D Power Delivery for Microprocessors and High-Performance ASICs , 2007, APEC 07 - Twenty-Second Annual IEEE Applied Power Electronics Conference and Exposition.

[13]  Vivek De,et al.  Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor , 2003, IEEE Trans. Very Large Scale Integr. Syst..