Ultra-low power circuit techniques for a new class of sub-mm3 sensor nodes

Bell's Law predicts continual reductions in the size of computing systems. We investigate the status of the next paradigm shift that will usher in ubiquitous computing - sub-mm3 sensor nodes. However, this form factor remains beyond the capabilities of modern integrated circuit design techniques due to battery size. This paper describes new ultra-low power circuit techniques applied to digital processors, memory, power management, and a special focus on standby mode operation, that will bring mm3 sensor nodes to reality.

[1]  David Blaauw,et al.  A 0.5V 2.2pW 2-transistor voltage reference , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[2]  Y. Tachwali,et al.  Minimizing HVAC Energy Consumption Using a Wireless Sensor Network , 2007, IECON 2007 - 33rd Annual Conference of the IEEE Industrial Electronics Society.

[3]  A.P. Chandrakasan,et al.  Voltage Scalable Switched Capacitor DC-DC Converter for Ultra-Low-Power On-Chip Applications , 2007, 2007 IEEE Power Electronics Specialists Conference.

[4]  Alex Elvin,et al.  Feasibility of structural monitoring with vibration powered sensors , 2006 .

[5]  David Blaauw,et al.  Circuit Design Advances for Wireless Sensing Applications , 2010, Proceedings of the IEEE.

[6]  Y. Amemiya,et al.  A 300 nW, 15 ppm/$^{\circ}$C, 20 ppm/V CMOS Voltage Reference Circuit Consisting of Subthreshold MOSFETs , 2009, IEEE Journal of Solid-State Circuits.

[7]  Daeyeon Kim,et al.  A Low-Voltage Processor for Sensing Applications With Picowatt Standby Mode , 2009, IEEE Journal of Solid-State Circuits.

[8]  David Blaauw,et al.  Millimeter-scale nearly perpetual sensor system with stacked battery and solar cells , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[9]  Suhwan Kim,et al.  Minimizing inductive noise in system-on-a-chip with multiple power gating structures , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[10]  David Blaauw,et al.  A 150pW program-and-hold timer for ultra-low-power sensor platforms , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[11]  David D. Wentzloff,et al.  A 47pJ/pulse 3.1-to-5GHz All-Digital UWB Transmitter in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[12]  Giuseppe de Vita,et al.  A Sub-1-V, 10 ppm/ $^{\circ}$C, Nanopower Voltage Reference Generator , 2007, IEEE Journal of Solid-State Circuits.

[13]  Kaushik Roy,et al.  A 32kb 10T Subthreshold SRAM Array with Bit-Interleaving and Differential Read Scheme in 90nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[14]  N. Verma.  A 65-nm 8T Sub-threshold SRAM Employing Sense-amplifier Redundancy , 2007 .

[15]  J. Jopling,et al.  Erratic fluctuations of sram cache vmin at the 90nm process technology node , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[16]  David Blaauw,et al.  Analysis and mitigation of variability in subthreshold design , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[17]  David Blaauw,et al.  Theoretical and practical limits of dynamic voltage scaling , 2004, Proceedings. 41st Design Automation Conference, 2004..

[18]  Leland Chang,et al.  A 5.3GHz 8T-SRAM with Operation Down to 0.41V in 65nm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.

[19]  Dennis Sylvester,et al.  A 0.45–0.7V sub-microwatt CMOS image sensor for ultra-low power applications , 2009, 2009 Symposium on VLSI Circuits.

[20]  Gordon Bell.  Bell's Law for the Birth and Death of Computer Classes: A theory of the Computer's Evolution , 2008, IEEE Solid-State Circuits Newsletter.

[21]  Mingoo Seok,et al.  Standby power reduction techniques for ultra-low power processors , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[22]  G. Patounakis,et al.  A fully integrated on-chip DC-DC conversion and power management system , 2004, IEEE Journal of Solid-State Circuits.

[23]  Yiannos Manoli,et al.  An Integrated Power Supply System for Low Power 3.3 V Electronics Using On-Chip Polymer Electrolyte Membrane (PEM) Fuel Cells , 2009, IEEE Journal of Solid-State Circuits.

[24]  Joseph M. Kahn,et al.  An autonomous 16 mm/sup 3/ solar-powered node for distributed wireless sensor networks , 2002, Proceedings of IEEE Sensors.

[25]  G. Iannaccone,et al.  A Sub-1 V, 10 ppm/°C, Nanopower Voltage Reference Generator , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[26]  G.K. Balachandran,et al.  A 110 nA Voltage Regulator System With Dynamic Bandwidth Boosting for RFID Systems , 2006, IEEE Journal of Solid-State Circuits.

[27]  A. Inoue,et al.  A Sub-μs wake-up time power gating technique with bypass power line for rush current support , 2008, 2008 IEEE Symposium on VLSI Circuits.

[28]  B.C. Paul,et al.  Device optimization for digital subthreshold logic operation , 2005, IEEE Transactions on Electron Devices.

[29]  Masahiro Nomura,et al.  A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications , 2006, IEEE Journal of Solid-State Circuits.

[30]  A.P. Chandrakasan,et al.  A 65 nm Sub-$V_{t}$ Microcontroller With Integrated SRAM and Switched Capacitor DC-DC Converter , 2008, IEEE Journal of Solid-State Circuits.

[31]  R.H. Dennard,et al.  An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches , 2008, IEEE Journal of Solid-State Circuits.

[32]  A. Inoue,et al.  A Sub-$\mu$ s Wake-Up Time Power Gating Technique With Bypass Power Line for Rush Current Support , 2009, IEEE Journal of Solid-State Circuits.

[33]  Anantha Chandrakasan,et al.  Characterizing and modeling minimum energy operation for subthreshold circuits , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[34]  David Blaauw,et al.  Low power circuit design based on heterojunction tunneling transistors (HETTs) , 2009, ISLPED.

[35]  David Blaauw,et al.  Nanometer Device Scaling in Subthreshold Circuits , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[36]  Bruce Dunn,et al.  Three‐Dimensional Battery Architectures , 2004 .

[37]  Yiannos Manoli,et al.  An integrated power supply system for low-power 3.3V electronics using on-chip polymer electrolyte membrane (PEM) fuel cells , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[38]  David Blaauw,et al.  Optimal technology selection for minimizing energy and variability in low voltage applications , 2008, Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08).

[39]  Jason Liu,et al.  A High-Density Subthreshold SRAM with Data-Independent Bitline Leakage and Virtual Ground Replica Scheme , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[40]  A. Chandrakasan,et al.  A 256kb Sub-threshold SRAM in 65nm CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[41]  Yibin Ye,et al.  2 GHz 2 Mb 2T Gain Cell Memory Macro With 128 GBytes/sec Bandwidth in a 65 nm Logic Process Technology , 2009, IEEE Journal of Solid-State Circuits.

[42]  S. Nassif,et al.  SRAM Yield Sensitivity to Supply Voltage Fluctuations and Its Implications on Vmin , 2007, 2007 IEEE International Conference on Integrated Circuit Design and Technology.

[43]  D. Antoniadis,et al.  Design of Tunneling Field-Effect Transistors Using Strained-Silicon/Strained-Germanium Type-II Staggered Heterojunctions , 2008, IEEE Electron Device Letters.

[44]  Anantha Chandrakasan,et al.  Optimal supply and threshold scaling for subthreshold CMOS circuits , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[45]  M. Armand,et al.  Building better batteries , 2008, Nature.

[46]  David Blaauw,et al.  A sub-pW timer using gate leakage for ultra low-power sub-Hz monitoring systems , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[47]  Matt Welsh,et al.  CodeBlue: An Ad Hoc Sensor Network Infrastructure for Emergency Medical Care , 2004 .

[48]  N. Mohamed,et al.  A Fault Tolerant Wired/Wireless Sensor Network Architecture for Monitoring Pipeline Infrastructures , 2008, 2008 Second International Conference on Sensor Technologies and Applications (sensorcomm 2008).

[49]  K. Roy,et al.  A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.

[50]  K. Takeda,et al.  A read-static-noise-margin-free SRAM cell for low-V/sub dd/ and high-speed applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[51]  Stuart N. Wooters,et al.  A 2.6-µW sub-threshold mixed-signal ECG SoC , 2009, 2009 Symposium on VLSI Circuits.

[52]  David Blaauw,et al.  Yield-Driven Near-Threshold SRAM Design , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[53]  Chris H. Kim,et al.  A sub-0.9V logic-compatible embedded DRAM with boosted 3T gain cell, regulated bit-line write scheme and PVT-tracking read reference bias , 2009, 2009 Symposium on VLSI Circuits.