Using carry-save adders in low-power multiplier blocks
暂无分享,去创建一个
[1] David Bull,et al. Primitive operator digital filters , 1991 .
[2] A. Dempster,et al. Constant integer multiplication using minimum adders , 1994 .
[3] Andrew G. Dempster,et al. General algorithms for reduced-adder integer multiplier design , 1995 .
[4] Andrew G. Dempster,et al. Efficient interpolators and filter banks using multiplier blocks , 2000, IEEE Trans. Signal Process..
[5] Christopher S. Wallace,et al. A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..
[6] Massoud Pedram,et al. Low power design methodologies , 1996 .
[7] John Melanson,et al. Algorithm and architecture of a 1 V low power hearing instrument DSP , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[8] Nick Kingsbury,et al. High-speed binary multiplier , 1971 .
[9] Anantha P. Chandrakasan,et al. Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.
[10] A. Dempster,et al. Use of minimum-adder multiplier blocks in FIR digital filters , 1995 .
[11] A. Dempster,et al. Multiplication by an integer using minimum adders , 1994 .
[12] Andrew G. Dempster,et al. IIR digital filter design using minimum adder multiplier blocks , 1998 .
[13] Mark Horowitz,et al. SPIM: a pipelined 64*64-bit iterative multiplier , 1989 .