A Buffer Cache Algorithm for Hybrid Memory Architecture in Mobile Devices
暂无分享,去创建一个
[1] Dennis Shasha,et al. 2Q: A Low Overhead High Performance Buffer Management Replacement Algorithm , 1994, VLDB.
[2] Slo-Li Chu,et al. Design a Low-Power Scheduling Mechanism for a Multicore Android System , 2012, 2012 Fifth International Symposium on Parallel Architectures, Algorithms and Programming.
[3] Tajana Simunic,et al. PDRAM: A hybrid PRAM and DRAM main memory system , 2009, 2009 46th ACM/IEEE Design Automation Conference.
[4] Gernot Heiser,et al. An Analysis of Power Consumption in a Smartphone , 2010, USENIX Annual Technical Conference.
[5] Vijayalakshmi Srinivasan,et al. Scalable high performance main memory system using phase-change memory technology , 2009, ISCA '09.
[6] Hyokyung Bahn,et al. CLOCK-DWF: A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures , 2014, IEEE Transactions on Computers.
[7] Sean Eilert,et al. Phase Change Memory: A New Memory Enables New Memory Usage Models , 2009, 2009 IEEE International Memory Workshop.
[8] Young Ik Eom,et al. Low Power Killer: Extending the battery lifespan by reducing I/O on mobile devices , 2015, 2015 IEEE International Conference on Consumer Electronics (ICCE).
[9] Young Ik Eom,et al. User-aware power management for mobile devices , 2013, 2013 IEEE 2nd Global Conference on Consumer Electronics (GCCE).
[10] C. Bonnet,et al. Android power management: Current and future trends , 2012, 2012 The First IEEE Workshop on Enabling Technologies for Smartphone and Internet of Things (ETSIoT).