Characterization of wake-up delay versus sleep mode power consumption and sleep/active mode transition energy overhead tradeoffs in MTCMOS circuits

Multi-threshold voltage CMOS (MTCMOS) is an effective technique for reducing the leakage energy consumption of idle circuits. The MTCMOS circuits, however, suffer from high energy overhead during the transitions between the active and standby modes. The trade-offs between the mode transition energy overhead, the wake-up delay, and the standby mode power consumption of the MTCMOS circuits are evaluated in this paper. The short-circuit power consumed by an MTCMOS circuit during a wake-up event is characterized. Appropriate sleep signal buffer sizing guidelines to achieve sleep-to-active mode transitions with low energy overhead are provided. An optimum range of sleep transistor buffer sizes is identified for a 32-bit Brent-Kung MTCMOS adder in a 65 nm CMOS technology. It is shown that reducing the buffer size below the lower boundary of this optimum region is not effective for lowering the overall energy overhead and standby mode power consumption while causing a significant degradation in the wake-up speed.

[1]  Eby G. Friedman,et al.  Multi-voltage CMOS Circuit Design , 2006 .

[2]  Massoud Pedram,et al.  A Robust Power Gating Structure and Power Mode Transition Strategy for MTCMOS Design , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Satoshi Shigematsu,et al.  A 1-V high-speed MTCMOS circuit scheme for power-down applications , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[4]  A.P. Chandrakasan,et al.  A leakage reduction methodology for distributed MTCMOS , 2004, IEEE Journal of Solid-State Circuits.

[5]  Zhiyu Liu,et al.  Low energy MTCMOS with sleep transistor charge recycling , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[6]  Zhiyu Liu,et al.  PMOS-Only Sleep Switch Dual-Threshold Voltage Domino Logic in Sub-65-nm CMOS Technologies , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Massoud Pedram,et al.  Charge recycling in MTCMOS circuits: concept and analysis , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[8]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[9]  Vivek De,et al.  Life is CMOS: why chase the life after? , 2002, DAC '02.

[10]  Mohamed I. Elmasry,et al.  Design and optimization of multithreshold CMOS (MTCMOS) circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Zhiyu Liu,et al.  Charge Recycling Between Virtual Power and Ground Lines for Low Energy MTCMOS , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[12]  Eby G. Friedman,et al.  Multi-Voltage CMOS Circuit Design: Kursun/Multi-Voltage CMOS Circuit Design , 2006 .