Design and implementation of subchannelization scheduler in IEEE 802.16 broadband wireless access systems

Abstract In this paper we propose a method of using a heuristic Genetic Algorithm (GA) to solve the Fast Fourier Transform subchannelization scheduling (FFTSS) problem in IEEE 802.16 broadband wireless access systems. In such a multi‐user transmission system with quality of service (QoS) requirements, data from different users should be quickly scheduled and transmitted within the shortest transmission time period. In this paper, we propose a GA‐based scheduler that will search the best configurations of the uplink and/or downlink sub‐frames in order to obtain the optimal system throughput as well as quality of services. Due to the slow convergence of conventional GAs, we design a novel hardware architecture to accelerate the processing speed of GA which is used for scheduling the Down Link (DL) sub‐frames. We then describe the procedure of using Field‐Programmable Gate‐Array (FPGA) to implement the designed hardware to verify the convergence of the algorithm. With this hardware implementation, the proposed method indeed helps us to construct a fast optimization tool to be applied in broadband wireless communication systems.

[1]  Hassan Yaghoobi,et al.  Scalable OFDMA Physical Layer in IEEE 802.16 WirelessMAN , 2004 .

[2]  Wallace Tang,et al.  Hardware implementation of genetic algorithms using FPGA , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[3]  Ieee Microwave Theory,et al.  IEEE Standard for Local and Metropolitan Area Networks Part 16: Air Interface for Fixed Broadband Wireless Access Systems Draft Amendment: Management Information Base Extensions , 2007 .

[4]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[5]  Djuradj Budimir,et al.  Broadband wireless access systems , 2003 .

[6]  Lazaros F. Merakos,et al.  Flexible resource allocation in IEEE 802.16 wireless metropolitan area networks , 2005, 2005 14th IEEE Workshop on Local & Metropolitan Area Networks.

[7]  Aura Ganz,et al.  Packet scheduling for QoS support in IEEE 802.16 broadband wireless access systems , 2003, Int. J. Commun. Syst..

[8]  Keiichi Yasumoto,et al.  General Architecture for Hardware Implementation of Genetic Algorithm , 2006, 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[9]  P. Thomson,et al.  Optimisation techniques based on the use of genetic algorithms (GAs) for logic implementation on FPGAs , 1994 .

[10]  Miguel A. Vega-Rodríguez,et al.  Genetic algorithms using parallelism and FPGAs: the TSP as case study , 2005, 2005 International Conference on Parallel Processing Workshops (ICPPW'05).

[11]  Yue-Ru Chuang,et al.  An Optimization Solution for Packet Scheduling: A Pipeline-Based Genetic Algorithm Accelerator , 2003, GECCO.