Comprehensive Search for ECO Rectification Using Symbolic Sampling

The task of an engineering change order (ECO) is to update the current implementation of a design according to its revised specification with minimum modification. Prior studies show that the amount of design modification majorly depends on the selection of rectification points, i.e., the input pins of gates whose functionality should be rectified with some patch circuitry. In realistic ECOs, as the netlist of the current implementation has been heavily optimized to meet design objectives, it is usually structurally dissimilar to the netlist of a revised specification, which is synthesized only by lightweight optimization. This paper proposes an ECO solution for optimized designs, which is robust against structural dissimilarity caused by design optimization. It locates candidate rectification points in a sampling domain, which significantly improves the scalability of rectification search. To synthesize the circuitry of patches, a structurally independent rewiring formulation is proposed to reuse existing logic in the implementation. Based on the proposed method, a newly developed engine is evaluated on the engineering changes arising in the design of microprocessors. Its ability to derive patches of superior quality is demonstrated in comparison to industrial tools.

[1]  Alan Mishchenko,et al.  Efficient Computation of ECO Patch Functions , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).

[2]  Joachim Keinert,et al.  Intuitive ECO synthesis for high performance circuits , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[3]  Niklas Een,et al.  MiniSat v1.13 - A SAT Solver with Conflict-Clause Minimization , 2005 .

[4]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[5]  Görschwin Fey,et al.  CEGAR-based EF synthesis of Boolean functions with an application to circuit rectification , 2017, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).

[6]  Shao-Lun Huang,et al.  Match and replace — A functional ECO engine for multi-error circuit rectification , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[7]  Shi-Yu Huang,et al.  AutoFix: a hybrid tool for automatic logic rectification , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Chun-Nan Chou,et al.  Multi-patch generation for multi-error logic rectification by interpolation with cofactor reduction , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  Görschwin Fey,et al.  Exact diagnosis using Boolean Satisfiability , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[10]  Ruchir Puri,et al.  DeltaSyn: An efficient logic difference optimizer for ECO synthesis , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[11]  Daniel Brand,et al.  Incremental synthesis , 1994, ICCAD '94.

[12]  Irith Pomeranz,et al.  On diagnosis and correction of design errors , 1993, ICCAD.

[13]  Robert K. Brayton,et al.  Incremental synthesis for engineering changes , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[14]  William Craig,et al.  Linear reasoning. A new form of the Herbrand-Gentzen theorem , 1957, Journal of Symbolic Logic.

[15]  Jie-Hong R. Jiang,et al.  Cost-Aware Patch Generation for Multi-Target Function Rectification of Engineering Change Orders , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).

[16]  Moayad Fahim Ali,et al.  Fault diagnosis and logic debugging using Boolean satisfiability , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Olivier Coudert,et al.  Automating the diagnosis and the rectification of design errors with PRIAM , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[18]  Jie-Hong Roland Jiang,et al.  Sequential engineering change order under retiming and resynthesis , 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[19]  Jie-Hong Roland Jiang,et al.  A robust functional ECO engine by SAT proof minimization and interpolation techniques , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).