Fabrication and Electrical Properties of Local Damascene FinFET Cell Array in Sub-60㎚ Feature Sized DRAM
暂无分享,去创建一个
Seung-Chul Yang | Soo-Ho Shin | Tae-Young Chung | Yong-Sung Kim | Sung-hee Han | Joon-Ho Sung | Dong-jun Lee | Jinwoo Lee
[1] Donggun Park,et al. Enhanced data retention of damascene-finFET DRAM with local channel implantation and <100> fin surface orientation engineering , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[2] H.J. Kim,et al. S-RCAT (sphere-shaped-recess-channel-array transistor) technology for 70nm DRAM feature size and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..
[3] Ju-Yong Lee,et al. Local-damascene-finFET DRAM integration with p/sup +/ doped poly-silicon gate technology for sub-60nm device generations , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[4] Chaehyun Lim,et al. Nanoscale Floating-Gate Characteristics of Colloidal Au Nanoparticles Electrostatically Assembled on Si Nanowire Split-Gate Transistors , 2006 .
[5] Donggun Park,et al. Novel body tied FinFET cell array transistor DRAM with negative word line operation for sub 60nm technology and beyond , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..