Cost and energy efficient reconfigurable embedded platform using Spartan-6 FPGAs

Modern FPGAs with run-time reconfiguration allow the implementation of complex systems offering both the flexibility of software-based solutions combined with the performance of hardware. This combination of characteristics, together with the development of new specific methodologies, make feasible to reach new points of the system design space, and make embedded systems built on these platforms acquire more and more importance. However, the practical exploitation of this technique in fields that traditionally have relied on resource restricted embedded systems, is mainly limited by strict power consumption requirements, the cost and the high dependence of DPR techniques with the specific features of the device technology underneath. In this work, we tackle the previously reported problems, designing a reconfigurable platform based on the low-cost and low-power consuming Spartan-6 FPGA family. The full process to develop the platform will be detailed in the paper from scratch. In addition, the implementation of the reconfiguration mechanism, including two profiles, is reported. The first profile is a low-area and low-speed reconfiguration engine based mainly on software functions running on the embedded processor, while the other one is a hardware version of the same engine, implemented in the FPGA logic. This reconfiguration hardware block has been originally designed to the Virtex-5 family, and its porting process will be also described in this work, facing the interoperability problem among different families.

[1]  Heiko Kalte,et al.  REPLICA2Pro: task relocation by bitstream manipulation in virtex-II/Pro FPGAs , 2006, CF '06.

[2]  Scott McMillan,et al.  A lightweight approach for embedded reconfiguration of FPGAs , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[3]  Aravind Dasu,et al.  PRR-PRR Dynamic Relocation , 2009, IEEE Computer Architecture Letters.

[4]  D. Sciuto,et al.  Dynamic Reconfiguration: Core Relocation via Partial Bitstreams Filtering with Minimal Overhead , 2006, 2006 International Symposium on System-on-Chip.

[5]  Marco D. Santambrogio,et al.  Internal and External Bitstream Relocation for Partial Dynamic Reconfiguration , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Eduardo de la Torre,et al.  Virtex II FPGA Bitstream Manipulation: Application to Reconfiguration Control Systems , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[7]  Peter Langendörfer,et al.  Adaptable Security in Wireless Sensor Networks by Using Reconfigurable ECC Hardware Coprocessors , 2010, Int. J. Distributed Sens. Networks.

[8]  Eduardo de la Torre,et al.  Generic Systolic Array for Run-Time Scalable Cores , 2010, ARC.

[9]  Philip James-Roxby,et al.  A Self-reconfiguring Platform , 2003, FPL.

[10]  Jim Tørresen,et al.  Advanced partial run-time reconfiguration on Spartan-6 FPGAs , 2010, 2010 International Conference on Field-Programmable Technology.

[11]  Eduardo de la Torre,et al.  A Modular Peripheral to Support Self-Reconfiguration in SoCs , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[12]  Ulrich Rückert,et al.  REPLICA: a bitstream manipulation filter for module relocation in partial reconfigurable systems , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.