Sub-pJ consumption and short latency time in RRAM arrays for high endurance applications

In this paper, programming operations are optimized for low energy consumption and short latency time applications in RRAM kb arrays. Origin of consumption (role of pulse's time, programming current and voltage in SET and RESET operations) is quantified on HfO2 oxide based RRAM technology. Specific patterns are evaluated to reduce latency time and energy consumption in memory devices. Innovative circuit with on the fly switching detection is proposed, allowing to reduce programming consumption down to single pJ operation in large memory arrays.

[1]  Bastien Giraud,et al.  Capacitor based SneakPath compensation circuit for transistor-less ReRAM architectures , 2016, 2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[2]  Anabela Veloso,et al.  Reliability screening of high-k dielectrics based on voltage ramp stress , 2007, Microelectron. Reliab..

[3]  Tuo-Hung Hou,et al.  Rapid Prediction of RRAM RESET-State Disturb by Ramped Voltage Stress , 2012, IEEE Electron Device Letters.

[4]  SukHwan Lim,et al.  Driving Innovation in Memory Architecture of Consumer Hardware with Digital Photography and Machine Intelligence Use Cases , 2017, 2017 IEEE International Memory Workshop (IMW).

[5]  Gilles Reimbold,et al.  Study of the Energy Consumption Optimization on RRAM Memory Array for SCM Applications , 2017, 2017 IEEE International Memory Workshop (IMW).

[6]  Kirk Prall.  Benchmarking and Metrics for Emerging Memory , 2017, 2017 IEEE International Memory Workshop (IMW).

[7]  L. Goux,et al.  Stochastic variability of vacancy filament configuration in ultra-thin dielectric RRAM and its impact on OFF-state reliability , 2013, 2013 IEEE International Electron Devices Meeting.