Analysis and modeling of signal integrity problems in the serial communication devices
暂无分享,去创建一个
[1] Stephen H. Hall,et al. Advanced Signal Integrity for High-Speed Digital Designs , 2009 .
[2] Chih-Kong Ken Yang,et al. A 0.5-/spl mu/m CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling , 1998 .
[3] M. K. Iyer,et al. Addressing packaging challenges , 2002 .
[4] Eric Naviasky,et al. A 62.5 Gb/s multi-standard SerDes IC , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..
[5] Martin H. Graham,et al. Book Review: High-Speed Digital Design: A Handbook of Black Magic by Howard W. Johnson and Martin Graham: (Prentice-Hall, 1993) , 1993, CARN.
[6] T. Lee,et al. A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiver , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).
[7] Francescaromana Maradei,et al. Signal Integrity and Radiated Emission of High-Speed Digital Systems , 2008 .
[8] Howard W. Johnson,et al. High Speed Signal Propagation: Advanced Black Magic , 2003 .
[9] Vladimir Stojanovic,et al. Channel-limited high-speed links: modeling, analysis and design , 2005 .
[10] Vladimir Stojanovic,et al. Modeling and analysis of high-speed links , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..
[11] Břetislav Ševčik,et al. High-speed serial differential signaling links with commercial equalizer , 2010, 20th International Conference Radioelektronika 2010.