Three-level AND-OR-XOR network synthesis: A GA based approach
暂无分享,去创建一个
[1] Tsutomu Sasao,et al. Minimization of AND-OR-EXOR Three-Level Networks with AND Gate Sharing (Special Issue on Synthesis and Verification of Hardware Design) , 1997 .
[2] Tsutomu Sasao,et al. An optimization of AND-OR-EXOR three-level networks , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.
[3] Kaushik Roy,et al. Low-Power CMOS VLSI Circuit Design , 2000 .
[4] Tsutomu Sasao,et al. A heuristic algorithm to design AND-OR-EXOR three-level networks , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.
[5] Kaushik Roy,et al. Intrinsic leakage in deep submicron CMOS ICs-measurement-based test solutions , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[6] David E. Goldberg,et al. Genetic Algorithms in Search Optimization and Machine Learning , 1988 .
[7] David Blaauw,et al. Runtime leakage minimization through probability-aware dual-Vt or dual-tox assignment , 2005, ASP-DAC '05.