Gate Oxide Reliability of 4H-SiC V-Groove Trench MOSFET with Thick Bottom Oxide
暂无分享,去创建一个
Y. Saitoh | K. Wada | Y. Mikamura | T. Tsuno | T. Masuda | Toru Hiyoshi
[1] Y. Saitoh,et al. 600 V -Class V-Groove SiC MOSFETs , 2014 .
[2] Y. Saitoh,et al. A Novel Truncated V-Groove 4H-SiC MOSFET with High Avalanche Breakdown Voltage and Low Specific on-Resistance , 2014 .
[3] K. Wada,et al. Improvement of Interface State and Channel Mobility Using 4H-SiC (0-33-8) Face , 2013 .
[4] T. Nakamura,et al. 690V, 1.00 mΩcm2 4H-SiC Double-Trench MOSFETs , 2012 .
[5] Hiroshi Yano,et al. Improved Inversion Channel Mobility in 4H-SiC MOSFETs on Si Face Utilizing Phosphorus-Doped Gate Oxide , 2010, IEEE Electron Device Letters.
[6] Kenji Fukuda,et al. Effect of gate oxidation method on electrical properties of metal-oxide-semiconductor field-effect transistors fabricated on 4H-SiC C(0001) face , 2004 .
[7] John W. Palmour,et al. N2O Processing Improves the 4H-SiC:SiO2 Interface , 2002 .
[8] Tsunenobu Kimoto,et al. 4H-SiC MOSFETs on (03-38) Face , 2002 .
[9] L. Feldman,et al. Effect of nitric oxide annealing on the interface trap densities near the band edges in the 4H polytype of silicon carbide , 2000 .
[10] Y. Sugawara,et al. High channel mobility in inversion layers of 4H-SiC MOSFETs by utilizing (112~0) face , 1999, IEEE Electron Device Letters.