Retiming for Sequential Circuits with a Specified Initial State and Its Application to Testability Enhancement