Reliability analysis of digital circuits considering intrinsic noise
暂无分享,去创建一个
[1] Douglas B. Shire,et al. GENERAL PHYSICS: Nuclear, Atomic, and Molecular ÑPACS 01239Ö 5019 Scaling limit of digital circuits due to thermal noise , 1998 .
[2] K.-U. Stein. Noise-induced error rate as limiting factory for energy per operation in digital ICs , 1977 .
[3] Yu Cao,et al. New generation of predictive technology model for sub-45nm design exploration , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).
[4] Mark S. K. Lau,et al. A More Precise Model of Noise Based PCMOS Errors , 2010, 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications.
[5] Kishore Singhal,et al. Computer Methods for Circuit Analysis and Design , 1983 .
[6] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .
[7] Krishna V. Palem,et al. Energy, Performance, and Probability Tradeoffs for Energy-Efficient Probabilistic CMOS Circuits , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[8] Yu Cao,et al. A resilience roadmap , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[9] Jan M. Rabaey,et al. Digital Integrated Circuits , 2003 .
[10] L. Kish. End of Moore's law: thermal (noise) death of integration in micro and nano electronics , 2002 .