Digital calibration incorporating redundancy of flash ADCs

As feature size and supply voltage shrink, digital calibration incorporating redundancy of flash analog-to-digital converters is becoming attractive. This new scheme allows accuracy to be achieved through the use of redundancy and reassignment, effectively decoupling analog performance from component matching. Very large comparator offsets (several LSBs) are tolerated, allowing the comparators to be small, fast and power efficient. In this paper, we analyze this scheme and compare with it with more traditional approaches.

[1]  Christopher W. Mangelsdorf.  A 400-MHz input flash converter with error correction , 1990 .

[2]  Asad A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 μm CMOS , 2001 .

[3]  Michiel Steyaert,et al.  Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits , 1996, Proceedings of Custom Integrated Circuits Conference.

[4]  A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[5]  Robert M. R. Neff,et al.  A 4 Gsample/s 8b ADC in 0.35 μm CMOS , 2002 .

[6]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[7]  M. Wolfe,et al.  A 700M Sample/s 6 b read channel A/D converter with 7 b servo mode , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[8]  Behzad Razavi,et al.  Design techniques for high-speed, high-resolution comparators , 1992 .

[9]  Y. Tamba,et al.  A CMOS 6 b 500 MSample/s ADC for a hard disk drive read channel , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[10]  Michael P. Flynn,et al.  A "digital" 6-bit ADC in 0.25-μm CMOS , 2002 .

[11]  Akira Matsuzawa,et al.  A 10 b 300 MHz interpolated-parallel A/D converter , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

[12]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[13]  M. Vertregt,et al.  A 25-Ms/s 8-bit CMOS A/D converter for embedded application , 1994 .

[14]  M. P. Flynn,et al.  A 'digital' 6-bit ADC in 0.25 /spl mu/m CMOS , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[15]  Piet Wambacq,et al.  A Mixed-Signal Design Roadmap , 2001, IEEE Des. Test Comput..

[16]  Gordon W. Roberts,et al.  An Introduction to Mixed-Signal IC Test and Measurement , 2000 .

[17]  K. Kattmann,et al.  A Technique For Reducing Differential Non-linearity Errors In Flash A/D Converters , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.