Design of low-power analog circuits for analog decoding and wireless sensors nodes

The first part of this work concerns analog decoding. It presents the design of the I/O interface for a fully analog iterative decoder for a serially concatenated convolutional code and of a fully analog Trellis Coded Modulation (TCM) decoder for error correction in multi-level (ML) flash memories. The iterative decoder represents a significant step ahead in the evolution of analog decoders due to its reconfigurability in both block length and code rate. Moreover, with an efficiency of 2.1nJ/bit, it outperforms digital decoders with the same block length of a factor up to 50. The potential performance and limitations of the analog approach for a TCM decoder have been investigated considering a 4-state and an 8-state decoder, both developed in a 0.18um standard CMOS process. In the second part of the thesis, the design of a low-power transceiver chipset for ultra wideband impulse radio (UWB-IR) is presented, with particular emphasis on the transmitter design. In particular, the transmitter uses a novel combined mixer and power amplifier to generate a Gaussian pulse with 1.25GHz bandwith and center frequency of 7.875GHz. The combined MRX-PA includes a monolithic transformer to reach a maximum output voltage swing of 3.2Vpp, necessary to ensure the required link distance of 10 meters. The transformer has been designed in order to maximize the power efficiency and at the same time to realize a fourth-order ladder filter, so as to reduce the transmitter out-of band emissions. The efficiency of this design has been compared with state-of-the-art UWB-IR transmitters, showing how the proposed solution leads to an improvement in the transmitter efficiency of a factor of almost 10.

[1]  M. Mörz Analog Sliding Window Decoder Core for Mixed Signal Turbo Decoder , 2004 .

[2]  Kenneth Rose,et al.  Design of on-chip error correction systems for multilevel NOR and NAND flash memories , 2007, IET Circuits Devices Syst..

[3]  Jeffrey C. Dill,et al.  The square root raised cosine wavelet and its relation to the Meyer functions , 2001, IEEE Trans. Signal Process..

[4]  Hiroaki Nasu,et al.  A 146-mm2 8-Gb multi-level NAND flash memory with 70-nm CMOS technology , 2006 .

[5]  R. Blahut Theory and practice of error control codes , 1983 .

[6]  Richard W. Hamming,et al.  Error detecting and error correcting codes , 1950 .

[7]  A.P. Chandrakasan,et al.  A 2.5 nJ/bit 0.65 V Pulsed UWB Receiver in 90 nm CMOS , 2007, IEEE Journal of Solid-State Circuits.

[8]  Felix Lustenberger,et al.  On the design of analog VLSI iterative decoders , 2000 .

[9]  Moe Z. Win,et al.  Impulse radio: how it works , 1998, IEEE Communications Letters.

[10]  David Haccoun,et al.  High-rate punctured convolutional codes for Viterbi and sequential decoding , 1989, IEEE Trans. Commun..

[11]  W. Hirt,et al.  Robust noncoherent receiver exploiting UWB channel properties , 2004, 2004 International Workshop on Ultra Wideband Systems Joint with Conference on Ultra Wideband Systems and Technologies. Joint UWBST & IWUWBS 2004 (IEEE Cat. No.04EX812).

[12]  Hans-Andrea Loeliger,et al.  On mismatch errors in analog-VLSI error correcting decoders , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[13]  F. Svelto,et al.  A 0.18-$muhbox m$CMOS Selective Receiver Front-End for UWB Applications , 2006, IEEE Journal of Solid-State Circuits.

[14]  W. Hirt,et al.  A robust front-end architecture for low-power UWB radio transceivers , 2006, IEEE Transactions on Microwave Theory and Techniques.

[15]  A. Chandrakasan,et al.  Gaussian pulse Generators for subbanded ultra-wideband transmitters , 2006, IEEE Transactions on Microwave Theory and Techniques.

[16]  W. Kluge,et al.  A Fully Integrated 2.4-GHz IEEE 802.15.4-Compliant Transceiver for ZigBee™ Applications , 2006, IEEE Journal of Solid-State Circuits.

[17]  Joachim Hagenauer,et al.  The analog decoder , 1998, Proceedings. 1998 IEEE International Symposium on Information Theory (Cat. No.98CH36252).

[18]  M. Lanzoni,et al.  Nonvolatile multilevel memories for digital applications , 1998, Proc. IEEE.

[19]  A. Rabbachin,et al.  Synchronization analysis for UWB systems with a low-complexity energy collection receiver , 2004, 2004 International Workshop on Ultra Wideband Systems Joint with Conference on Ultra Wideband Systems and Technologies. Joint UWBST & IWUWBS 2004 (IEEE Cat. No.04EX812).

[20]  M. L. Welborn System considerations for ultra-wideband wireless networks , 2001, Proceedings RAWCON 2001. 2001 IEEE Radio and Wireless Conference (Cat.No.01EX514).

[21]  P.G. Gulak,et al.  A 13.3Mb/s 0.35/spl mu/m CMOS analog turbo decoder IC with a configurable interleaver , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[22]  S. Schippers,et al.  A 125 MHz burst-mode flexible read-while-write 256 Mbit 2b/c 1.8V NOR flash memory , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[23]  Y. Tsividis,et al.  A 2.4-GHz ISM-Band Sliding-IF Receiver With a 0.5-V Supply , 2008, IEEE Journal of Solid-State Circuits.

[24]  Yuanjin Zheng,et al.  Low-power full-band UWB active pulse shaping circuit using 0.18-/spl mu/m CMOS technology , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[25]  Andreas F. Molisch,et al.  Spectral shaping of UWB signals for time-hopping impulse radio , 2006, IEEE Journal on Selected Areas in Communications.

[26]  Jack K. Wolf,et al.  On Tail Biting Convolutional Codes , 1986, IEEE Trans. Commun..

[27]  Ali Hajimiri,et al.  Distributed active transformer-a new power-combining and impedance-transformation technique , 2002 .

[28]  Piero Olivo,et al.  Flash memory cells-an overview , 1997, Proc. IEEE.

[29]  Fernando Ramírez-Mireles On the performance of ultra-wide-band signals in Gaussian noise and dense multipath , 2001, IEEE Trans. Veh. Technol..

[30]  Andrew J. Viterbi,et al.  Error bounds for convolutional codes and an asymptotically optimum decoding algorithm , 1967, IEEE Trans. Inf. Theory.

[31]  Sergio Benedetto,et al.  Iterative decoding of serially concatenated convolutional codes , 1996 .

[32]  R. Gregor,et al.  On the relationship between topography and transistor matching in an analog CMOS technology , 1992 .

[33]  H. Hashemi,et al.  The indoor radio propagation channel , 1993, Proc. IEEE.

[34]  Dariush Divsalar,et al.  Analysis, Design, and Iterative Decoding of Double Serially Concatenated Codes with Interleavers , 1998, IEEE J. Sel. Areas Commun..

[35]  Xiaomin Chen,et al.  Monocycle shapes for ultra wideband system , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[36]  Ian Oppermann,et al.  An ultrawideband system architecture for tag based wireless sensor networks , 2005, IEEE Transactions on Vehicular Technology.

[37]  Joachim Hagenauer,et al.  Iterative decoding of binary block and convolutional codes , 1996, IEEE Trans. Inf. Theory.

[38]  George S. Moschytz,et al.  All–analog decoder for a binary (18,9,5) tail–biting trellis code , 1999 .

[39]  Alberto Rabbachin,et al.  Performance analysis of low complexity solutions for UWB low data rate impulse radio , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[40]  John Cocke,et al.  Optimal decoding of linear codes for minimizing symbol error rate (Corresp.) , 1974, IEEE Trans. Inf. Theory.

[41]  Roberto Bez,et al.  Introduction to flash memory , 2003, Proc. IEEE.

[42]  Achim Graupner,et al.  Minimizing charge injection errors in high-precision, high-speed SC-circuits , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[43]  T. Richardson,et al.  Design of provably good low-density parity check codes , 2000, 2000 IEEE International Symposium on Information Theory (Cat. No.00CH37060).

[44]  R.R. Harrison,et al.  CMOS analog MAP decoder for (8,4) Hamming code , 2004, IEEE Journal of Solid-State Circuits.

[45]  W. Hirt The European UWB Radio Regulatory and Standards Framework: Overview and Implications , 2007, 2007 IEEE International Conference on Ultra-Wideband.

[46]  J.R. Long,et al.  Monolithic transformers for silicon RF IC design , 2000, IEEE Journal of Solid-State Circuits.

[47]  Bruce A. Wooley,et al.  A 700-MHz switched-capacitor analog waveform sampling circuit , 1994 .

[48]  Jeff Foerster,et al.  Ultra-Wideband Technology for Short- or Medium-Range Wireless Communications , 2001 .

[49]  David D. Wentzloff,et al.  A 47pJ/pulse 3.1-to-5GHz All-Digital UWB Transmitter in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[50]  Sandeep Chennakeshu,et al.  Differential detection of pi /4-shifted-DQPSK for digital cellular radio , 1993 .

[51]  Andreas Demosthenous,et al.  Low-voltage MOS linear transconductor/squarer and four-quadrant multiplier for analog VLSI , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[52]  E. Zehavi,et al.  A pragmatic approach to trellis-coded modulation , 1989, IEEE Communications Magazine.

[53]  M. Moerz,et al.  An analog 0.25 /spl mu/m BiCMOS tailbiting MAP decoder , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[54]  Fabrice Seguin,et al.  Semi-Iterative Analog Turbo Decoding , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[55]  A. Neviani,et al.  A 0.35-/spl mu/m CMOS analog turbo decoder for the 40-bit rate 1/3 UMTS channel code , 2005, IEEE Journal of Solid-State Circuits.

[56]  A.P. Chandrakasan,et al.  Energy Efficient Pulsed-UWB CMOS Circuits and Systems , 2007, 2007 IEEE International Conference on Ultra-Wideband.

[57]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[58]  A. Inoue,et al.  A 70 nm 16 Gb 16-Level-Cell NAND flash Memory , 2008, IEEE Journal of Solid-State Circuits.

[59]  Hideki Imai,et al.  Correction to 'A New Multilevel Coding Method Using Error-Correcting Codes' , 1977, IEEE Trans. Inf. Theory.

[60]  D. Mateo,et al.  A Low-Power Template Generator for Coherent Impulse-Radio Ultra Wide-Band Receivers , 2006, 2006 IEEE International Conference on Ultra-Wideband.

[61]  H.-L. Lou,et al.  Increasing storage capacity in multilevel memory cells by means of communications and signal processing techniques , 2000 .

[62]  Hans-Andrea Loeliger,et al.  Probability propagation and decoding in analog VLSI , 2001, IEEE Trans. Inf. Theory.

[63]  M. Win,et al.  Impulse Radio , 2001 .

[64]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[65]  Sang Joon Kim,et al.  A Mathematical Theory of Communication , 2006 .

[66]  Michiel Steyaert,et al.  A gradient-error and edge-effect tolerant switching scheme for a high-accuracy DAC , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[67]  Robert Michael Tanner,et al.  A recursive approach to low complexity codes , 1981, IEEE Trans. Inf. Theory.

[68]  Wook Hyun Kwon,et al.  A 90nm generation NOR flash multilevel cell (MLC) with 0.44/spl mu/m/sup 2//bit cell size , 2005, IEEE VLSI-TSA International Symposium on VLSI Technology, 2005. (VLSI-TSA-Tech)..

[69]  Shu Lin,et al.  Error control coding : fundamentals and applications , 1983 .

[70]  Brendan J. Frey,et al.  Factor graphs and the sum-product algorithm , 2001, IEEE Trans. Inf. Theory.

[71]  G. Ungerboeck,et al.  Trellis-coded modulation with redundant signal sets Part I: Introduction , 1987, IEEE Communications Magazine.

[72]  Jan Craninckx,et al.  A 0.65-to-1.4nJ/burst 3-to-10GHz UWB Digital TX in 90nm CMOS for IEEE 802.15.4a , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[73]  David Haccoun,et al.  Further results on high-rate punctured convolutional codes for Viterbi and sequential decoding , 1990, IEEE Trans. Commun..

[74]  Brian P. Ginsburg,et al.  System design considerations for ultra-wideband communication , 2005, IEEE Communications Magazine.

[75]  Matthias Frey,et al.  Analog Circuits for Symbol-Likelihood Computation , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.

[76]  Francesco Svelto,et al.  A 0.18-μm CMOS selective receiver front-end for UWB applications , 2006 .

[77]  Yu Cao,et al.  Frequency-independent equivalent circuit model for on-chip spiral inductors , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[78]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[79]  Hideki Imai,et al.  A new multilevel coding method using error-correcting codes , 1977, IEEE Trans. Inf. Theory.

[80]  S. Iida,et al.  A 3.1 to 5 GHz CMOS DSSS UWB transceiver for WPANs , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[81]  Marian Verhelst,et al.  A low-power mixing DAC IR-UWB-receiver , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[82]  Barrie Gilbert,et al.  A precise four-quadrant multiplier with subnanosecond response , 1968, IEEE Solid-State Circuits Newsletter.

[83]  Guido Torelli,et al.  On-chip error correcting techniques for new-generation flash memories , 2003, Proc. IEEE.

[84]  G. Ungerboeck,et al.  Trellis-coded modulation with redundant signal sets Part II: State of the art , 1987, IEEE Communications Magazine.

[85]  Sergio Benedetto,et al.  Design and decoding of optimal high-rate convolutional codes , 2004, IEEE Transactions on Information Theory.

[86]  Gottfried Ungerboeck,et al.  Channel coding with multilevel/phase signals , 1982, IEEE Trans. Inf. Theory.

[87]  Greg Atwood,et al.  Intel StrataFlashTM Memory Technology Overview , 1997 .

[88]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[89]  J. R. Farserotu,et al.  Wavelet generation circuit for UWB impulse radio applications , 2002 .

[90]  Joachim Hagenauer,et al.  A Viterbi algorithm with soft-decision outputs and its applications , 1989, IEEE Global Telecommunications Conference, 1989, and Exhibition. 'Communications Technology for the 1990s and Beyond.

[91]  J. Bibb Cain,et al.  Punctured convolutional codes of rate (n-1)/n and simplified maximum likelihood decoding (Corresp.) , 1979, IEEE Trans. Inf. Theory.

[92]  Vincent C. Gaudet,et al.  Decoder IC with a Configurable Interleaver , 2003 .

[93]  S.S. Wong,et al.  Modeling and characterization of on-chip transformers , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[94]  Anantha Chandrakasan,et al.  Coarse acquisition for ultra wideband digital receivers , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[95]  Jr. R. Wyndrum Microwave filters, impedance-matching networks, and coupling structures , 1965 .

[96]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[97]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[98]  A. Chandrakasan,et al.  A 19pJ/pulse UWB transmitter with dual capacitively-coupled digital power amplifiers , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[99]  李幼升,et al.  Ph , 1989 .

[100]  Luca Crippa,et al.  A 4Gb 2b/cell NAND Flash Memory with Embedded 5b BCH ECC for 36MB/s System Read Throughput , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[101]  Ramesh Harjani,et al.  Pulse generator design for UWB IR communication systems , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[102]  Cam Nguyen,et al.  Ultra-wideband electronically tunable pulse generators , 2004 .

[103]  Ran-Hong Yan,et al.  A unified turbo/viterbi channel decoder for 3GPP mobile wireless in 0.18 /spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[104]  M. Crepaldi,et al.  A 1-bit Synchronization Algorithm for a Reduced Complexity Energy Detection UWB Receiver , 2007, 2007 IEEE International Conference on Ultra-Wideband.

[105]  Chris J. Myers,et al.  Analog decoding of product codes , 2001, Proceedings 2001 IEEE Information Theory Workshop (Cat. No.01EX494).

[106]  Yun Hwa Choi Gated UWB pulse signal generation , 2004, 2004 International Workshop on Ultra Wideband Systems Joint with Conference on Ultra Wideband Systems and Technologies. Joint UWBST & IWUWBS 2004 (IEEE Cat. No.04EX812).

[107]  Vahid Tarokh,et al.  UWB indoor path loss model for residential and commercial buildings , 2003, 2003 IEEE 58th Vehicular Technology Conference. VTC 2003-Fall (IEEE Cat. No.03CH37484).

[108]  I.C.H. Lai,et al.  A New On-Chip Substrate-Coupled Inductor Model Implemented With Scalable Expressions , 2006, IEEE Journal of Solid-State Circuits.

[109]  Yuanjin Zheng,et al.  A novel CMOS/BiCMOS UWB pulse generator and modulator , 2004, 2004 IEEE MTT-S International Microwave Symposium Digest (IEEE Cat. No.04CH37535).

[110]  A. Ghetti,et al.  A 65nm NOR flash technology with 0.042/spl mu/m/sup 2/ cell size for high performance multilevel application , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[111]  L.E. Larson,et al.  A Low-Cost and Low-Power CMOS Receiver Front-End for MB-OFDM Ultra-Wideband Systems , 2007, IEEE Journal of Solid-State Circuits.

[112]  A. Ameti,et al.  Recent advances in ultra wideband communications systems , 2002, 2002 IEEE Conference on Ultra Wideband Systems and Technologies (IEEE Cat. No.02EX580).

[113]  Andrea Gerosa,et al.  CMOS implementation of all-analogue APP decoders: analysis of performances and limitations , 2001 .

[114]  Yuanjin Zheng,et al.  A coherent ultra-wideband receiver IC system for WPAN application , 2005, 2005 IEEE International Conference on Ultra-Wideband.

[115]  Sergio Benedetto,et al.  Performance evaluation of turbo-codes , 1995 .

[116]  Joachim Hagenauer,et al.  WA 21.5 An Analog 0.25∝m BiCMOS Tailbiting MAP Decoder , 2000 .

[117]  Sergio Benedetto,et al.  Unveiling turbo codes: some results on parallel concatenated coding schemes , 1996, IEEE Trans. Inf. Theory.

[118]  Alexandre Graell i Amat,et al.  Analysis and design of rate compatible serial concatenated convolutional codes , 2005, Proceedings. International Symposium on Information Theory, 2005. ISIT 2005..

[119]  G. R. Aiello,et al.  Ultra-wideband wireless systems , 2003 .

[120]  Chris J. Myers,et al.  DESIGN METHODOLOGY FOR ANALOG VLSI IMPLEMENTATIONS OF ERROR CONTROL DECODERS , 2003 .

[121]  Elwyn R. Berlekamp,et al.  Algebraic coding theory , 1984, McGraw-Hill series in systems science.

[122]  James L. Massey,et al.  Shift-register synthesis and BCH decoding , 1969, IEEE Trans. Inf. Theory.

[123]  Yu Cao,et al.  Frequency-independent equivalent-circuit model for on-chip spiral inductors , 2003 .

[124]  Dae-Seok Byeon,et al.  A 3.3 V 4 Gb four-level NAND flash memory with 90 nm CMOS technology , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[125]  Thierry Parra,et al.  A 5.4 mW/0.07 mm$^{2}$ 2.4 GHz Front-End Receiver in 90 nm CMOS for IEEE 802.15.4 WPAN Standard , 2008, IEEE Journal of Solid-State Circuits.

[126]  J. Brant Arseneau,et al.  VLSI and neural systems , 1990 .

[127]  Sergio Benedetto,et al.  Design of fixed-point iterative decoders for concatenated codes with interleavers , 2001, IEEE J. Sel. Areas Commun..