Efficient Implementation of Low-Density Parity-Check Convolutional Code Encoders With Built-In Termination

Low-density parity-check convolutional codes (LDPC-CCs) have demonstrated comparable error-correcting performance to LDPC block codes (LDPC-BCs). However, the LDPC-CC encoder requires termination when applied to finite-length data frames to ensure that the trailing information bits are fully protected. In this paper, the LDPC-CC encoder design is investigated, and a novel termination scheme is proposed. Starting from any encoder state, the proposed scheme is capable of generating a termination sequence in hardware without padding, thus minimizing the rate loss due to termination. A high-speed architecture for LDPC-CC encoders with built-in termination is proposed. Synthesis results for LDPC-CCs of code memory size up to 512 demonstrate maximum encoding throughputs of around 1 Gb/s for a 90-nm CMOS technology. The implementation cost for such encoders is shown to be reasonably low for average-sized LDPC-CCs.

[1]  Daniel J. Costello,et al.  LDPC block and convolutional codes based on circulant matrices , 2004, IEEE Transactions on Information Theory.

[2]  David J. C. MacKay,et al.  Comparison of constructions of irregular Gallager codes , 1999, IEEE Trans. Commun..

[3]  John B. Anderson,et al.  Tailbiting MAP Decoders , 1998, IEEE J. Sel. Areas Commun..

[4]  W.E. Ryan,et al.  An 860-Mb/s (8158,7136) Low-Density Parity-Check Encoder , 2006, IEEE Journal of Solid-State Circuits.

[5]  Ali Emre Pusane,et al.  A Comparison Between LDPC Block and Convolutional Codes , 2006 .

[6]  Ramkrishna Swamy,et al.  Parallel encoders for low-density parity-check convolutional codes , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[7]  Arvind Sridharan,et al.  Design and Analysis of LDPC Convolutional Codes , 2005 .

[8]  Michael Lentmaier,et al.  On the Theory of Low-Density Convolutional Codes , 1999, AAECC.

[9]  Rüdiger L. Urbanke,et al.  The capacity of low-density parity-check codes under message-passing decoding , 2001, IEEE Trans. Inf. Theory.

[10]  Shu Lin,et al.  Error Control Coding , 2004 .

[11]  Carl D. Meyer,et al.  Matrix Analysis and Applied Linear Algebra , 2000 .

[12]  Michael Lentmaier,et al.  To the Theory of Low-Density Convolutional Codes. II , 2001, Probl. Inf. Transm..

[13]  Stephen Bates,et al.  A memory-based architecture for FPGA implementations of low-density parity-check convolutional decoders , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[14]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[15]  Bruce F. Cockburn,et al.  A 600-Mb/s encoder and decoder for low-density parity-check convolutional codes , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[16]  Duncan G. Elliott,et al.  Termination Sequence Generation Circuits for Low-Density Parity-Check Convolutional Codes , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Stephen Bates,et al.  Construction of low-density parity-check convolutional codes through progressive edge-growth , 2005, IEEE Communications Letters.

[18]  Rüdiger L. Urbanke,et al.  Efficient encoding of low-density parity-check codes , 2001, IEEE Trans. Inf. Theory.

[19]  Michael Lentmaier,et al.  Implementation aspects of LDPC convolutional codes , 2008, IEEE Transactions on Communications.

[20]  Gerhard Fettweis,et al.  Tail-Biting LDPC Convolutional Codes , 2007, 2007 IEEE International Symposium on Information Theory.

[21]  Ali Emre Pusane,et al.  Decoders for low-density parity-check convolutional codes with large memory , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[22]  Zongwang Li,et al.  Efficient encoding of quasi-cyclic low-density parity-check codes , 2006, IEEE Trans. Commun..

[23]  Radford M. Neal,et al.  Near Shannon limit performance of low density parity check codes , 1996 .

[24]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[25]  S. Bates,et al.  A new encoder implementation for low-density parity-check convolutional codes , 2007, 2007 IEEE Northeast Workshop on Circuits and Systems.

[26]  Michael Lentmaier,et al.  Distance Bounds for an Ensemble of LDPC Convolutional Codes , 2007, IEEE Transactions on Information Theory.

[27]  S. Bates,et al.  Design and Test of a 175-Mb/s, Rate-1/2 (128,3,6) Low-Density Parity-Check Convolutional Code Encoder and Decoder , 2007, IEEE Journal of Solid-State Circuits.

[28]  Xiaodai Dong,et al.  Low-density parity-check convolutional codes applied to packet based communication systems , 2005, GLOBECOM '05. IEEE Global Telecommunications Conference, 2005..

[29]  Ramkrishna Swamy,et al.  Architectures for ASIC implementations of low-density parity-check convolutional encoders and decoders , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[30]  Jack K. Wolf,et al.  On Tail Biting Convolutional Codes , 1986, IEEE Trans. Commun..

[31]  Kamil Sh. Zigangirov,et al.  Time-varying periodic convolutional codes with low-density parity-check matrix , 1999, IEEE Trans. Inf. Theory.