Estimating processor performance of library function

Fast estimation of processor performance can easily lead to large savings in time which would otherwise be spent in long time consuming execution on an instruction set simulator. The estimation of standard library functions are made difficult by the fact that standard libraries are sometimes delivered as binary files, which makes use of an instruction set simulator, the only option for performance estimation. In this paper, we present an estimation methodology which does not require execution of an application on an instruction set simulator. We use simple mathematical model of performance of standard library function which relates the number of instruction executed to the size/number of arguments passed.

[1]  Doug Lea The GNU C++ library , 1996 .

[2]  Markus Freericks,et al.  Describing instruction set processors using nML , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[3]  Todd M. Austin,et al.  SimpleScalar: An Infrastructure for Computer System Modeling , 2002, Computer.

[4]  Laurence T. Yang,et al.  Proceedings of the 3rd international conference on Embedded Software and Systems , 2007 .

[5]  Subhash Chandra,et al.  Retargetable functional simulator using high level processor models , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[6]  Alberto L. Sangiovanni-Vincentelli,et al.  Efficient software performance estimation methods for hardware/software codesign , 1996, DAC '96.

[7]  Srinivas Devadas,et al.  ISDL: an instruction set description language for retargetability , 1997, DAC.

[8]  Amer Baghdadi,et al.  Combining a Performance Estimation Methodology with a Hardware/Software Codesign Flow Supporting Multiprocessor Systems , 2002, IEEE Trans. Software Eng..

[9]  Rajat Moona,et al.  Processor modeling for hardware software codesign , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[10]  Sharad Malik,et al.  Processor evaluation in an embedded systems design environment , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[11]  Vikram S. Adve,et al.  LLVM: a compilation framework for lifelong program analysis & transformation , 2004, International Symposium on Code Generation and Optimization, 2004. CGO 2004..

[12]  Peter Pirsch,et al.  A platform-independent methodology for performance estimation of streaming media applications , 2002, Proceedings. IEEE International Conference on Multimedia and Expo.

[13]  Rajat Moona,et al.  Processor models for retargetable tools , 2000, Proceedings 11th International Workshop on Rapid System Prototyping. RSP 2000. Shortening the Path from Specification to Prototype (Cat. No.PR00668).