FPGA Implementation of MAC Unit for Double Base Ternary Number System (DBTNS) and its Performance Analysis

New methodologies for efficiently describing and implementing digital systems are investigated as the complexity of binary digital hardware system is relentlessly expanding. From the recent study, it is shown that multi valued logic approach is more advantageous over existing binary digital system. Ternary means a multilevel switching component, which switches between 3 levels. Recent study on ternary number system (TNS), has shown numerous advantages over binary. In recent times, Double Base Number Systems (DBNS) are considered as alternatives to binary number system because of their capabilities of performing partial product free multiplications. On the other hand, Double Base Ternary Number System (DBTNS) multipliers are efficient compared to conventional TNS multiplier. High performance digital signal processing systems which can able to handle all Digital Signal Processing (DSP) algorithms, broadly utilize Multiply-Accumulate (MAC) operation. So, TNS Adder and DBTNS Multipliers can be used to implement fast MAC units. Keeping this in view, a new approach of designing efficient MAC unit using DBTNS multiplier is proposed in this work. The performance of proposed MAC unit is compared with conventional ternary multiplier-based MAC unit and they are mapped on a FPGA chip. Performance analysis clearly indicates that the supremacy of the proposed architecture over conventional ternary multiplier-based MAC unit.

[1]  Graham A. Jullien,et al.  Theory and applications for a double-base number system , 1997, Proceedings 13th IEEE Sympsoium on Computer Arithmetic.

[2]  Pinaki Mazumder,et al.  Multiple-Valued Signed-Digit Adder Using Negative Differential-Resistance Devices , 1998, IEEE Trans. Computers.

[4]  Amitabha Sinha,et al.  A new architecture for FPGA implementation of a MAC unit for digital signal processors using mixed number system , 2012, CARN.

[5]  F. J. Hassan,et al.  N × M trits ternary multiplier , 1983 .

[6]  Stephen A. Dyer,et al.  Digital signal processing , 2018, 8th International Multitopic Conference, 2004. Proceedings of INMIC 2004..

[7]  Chip-Hong Chang,et al.  Novel Design Algorithm for Low Complexity Programmable FIR Filters Based on Extended Double Base Number System , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Chung-Yu Wu,et al.  Design and application of pipelined dynamic CMOS ternary logic and simple ternary differential logic , 1993 .

[9]  M. Yoeli,et al.  Logical Design of Ternary Switching Circuits , 1965, IEEE Trans. Electron. Comput..

[10]  Amitabha Sinha,et al.  A new architecture for FPGA based implementation of conversion of binary to double base number system (DBNS) using parallel search technique , 2012, CARN.

[11]  Majid Ahmadi,et al.  A hybrid DBNS processor for DSP computation , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[12]  Ronald Smith,et al.  Computer Organization , 1965, SIGCPR '65.

[13]  V. T. Ingole,et al.  Design And Implementation Of 2 Bit Ternary ALU Slice , 2005 .

[14]  Graham A. Jullien,et al.  Near canonic double-based number system (DBNS) with applications in digital signal processing , 1996, Optics & Photonics.

[15]  Russell Tessier,et al.  c ○ 2001 Kluwer Academic Publishers. Manufactured in The Netherlands. Reconfigurable Computing for Digital Signal Processing: A Survey ∗ , 1999 .

[17]  B. Radanović,et al.  Current-mode CMOS adders using multiple-valued logic , 1996, Proceedings of 1996 Canadian Conference on Electrical and Computer Engineering.

[18]  Roberto Muscedere,et al.  A 2-digit DBNS filter architecture , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).

[19]  W.C. Miller,et al.  On efficient techniques for difficult operations in one and two-digit DBNS index calculus , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).

[20]  M. Anwar Hasan,et al.  Efficient Double Bases for Scalar Multiplication , 2015, IEEE Transactions on Computers.

[21]  B. Lee.  A new algorithm to compute the discrete cosine Transform , 1984 .