An 8-bit 0.35-V 5.04-fJ/Conversion-Step SAR ADC With Background Self-Calibration of Comparator Offset
暂无分享,去创建一个
Jorge R. Fernandes | Cesar Ramos Rodrigues | Taimur Gibran Rabuske | Fabio Alex Rabuske | T. Rabuske | C. Rodrigues | J. Fernandes | F. Rabuske
[1] Jan Craninckx,et al. A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[2] Hsin-Shu Chen,et al. A 3.2fJ/c.-s. 0.35V 10b 100KS/s SAR ADC in 90nm CMOS , 2012, 2012 Symposium on VLSI Circuits (VLSIC).
[3] Chih-Cheng Hsieh,et al. A 2.4-to-5.2fJ/conversion-step 10b 0.5-to-4MS/s SAR ADC with charge-average switching DAC in 90nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[4] Tadahiro Kuroda,et al. A 0.5 V 1.1 MS/sec 6.3 fJ/Conversion-Step SAR-ADC With Tri-Level Comparator in 40 nm CMOS , 2012, IEEE Journal of Solid-State Circuits.
[5] Jae-Yoon Sim,et al. A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC With a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface , 2011, IEEE Journal of Solid-State Circuits.
[6] Sergio Pernici,et al. Low-voltage double-sampled ΣΔ converters , 1997 .
[7] G. Nicollini,et al. Low-voltage double-sampled /spl Sigma//spl Delta/ converters , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[8] P.M. Figueiredo,et al. A 90nm CMOS 1.2v 6b 1GS/s two-step subranging ADC , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[9] Arthur H. M. van Roermund,et al. A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step , 2013, IEEE Journal of Solid-State Circuits.
[10] Anantha Chandrakasan,et al. A resolution-reconfigurable 5-to-10b 0.4-to-1V power scalable SAR ADC , 2011, 2011 IEEE International Solid-State Circuits Conference.