NS-SRAM: Neighborhood Solidarity SRAM for Reliability Enhancement of SRAM Memories

Technology shift and voltage scaling increased the susceptibility of Static Random Access Memories (SRAMs) to errors dramatically. In this paper, we present NS-SRAM, for Neighborhood Solidarity SRAM, a new technique to enhance error resilience of SRAMs by exploiting the adjacent memory bit data. Bit cells of a memory line are paired together in circuit level to mutually increase the static noise margin and critical charge of a cell. Unlike existing techniques, NS-SRAM aims to enhance both Bit Error Rate (BER) and Soft Error rate (SER) at the same time. Due to auto-adaptive joiners, each of the adjacent cells' nodes is connected to its counterpart in the neighbor bit. NS-SRAM enhances read-stability by increasing critical Read Static Noise Margin (RSNM), thereby decreasing faults when circuit operates under voltage scaling. It also increases hold-stability and critical charge to mitigate soft-errors. By the proposed technique, reliability of SRAM based structures such as cache memories and register files can drastically be improved with comparable area overhead to existing hardening techniques. Moreover it does not require any extra-memory, does not impact the memory effective size, and has no negative impact on performance.

[1]  Christos A. Papachristou,et al.  A New Asymmetric SRAM Cell to Reduce Soft Errors and Leakage Power in FPGA , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[2]  Paul Genua.  A Cache Primer , 2004 .

[3]  Mohamed Abid,et al.  Parity-based mono-Copy Cache for low power consumption and high reliability , 2012, 2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP).

[4]  Michael J. Roemer,et al.  Analysis and Asymmetric Sizing of CMOS Circuits for Increased Transient Error Tolerance , 2010 .

[5]  Mohammad Sharifkhani,et al.  An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  A.P. Chandrakasan,et al.  Static noise margin variation for sub-threshold SRAM in 65-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.

[7]  Shunsuke Okumura,et al.  A Dependable SRAM with 7T/14T Memory Cells , 2009, IEICE Trans. Electron..

[8]  James L. Walsh,et al.  IBM experiments in soft fails in computer electronics (1978-1994) , 1996, IBM J. Res. Dev..

[9]  P. Hazucha,et al.  Impact of CMOS technology scaling on the atmospheric neutron soft error rate , 2000 .

[10]  Jaume Segura,et al.  An Experimental Approach to Accurate Alpha-SER Modeling and Optimization Through Design Parameters in 6T SRAM Cells for Deep-Nanometer CMOS , 2014, IEEE Transactions on Device and Materials Reliability.

[11]  Mark F. Flanagan,et al.  Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  V. Gherman,et al.  Soft-error protection of TCAMs based on ECCs and asymmetric SRAM cells , 2014 .

[13]  Valentin Gherman,et al.  Generalized parity-check matrices for SEC-DED codes with fixed parity , 2011, 2011 IEEE 17th International On-Line Testing Symposium.

[14]  Nikil D. Dutt,et al.  E < MC2: less energy through multi-copy cache , 2010, CASES '10.

[15]  Dhiraj K. Pradhan,et al.  Matrix Codes for Reliable and Cost Efficient Memory Chips , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Ahmed M. Eltawil,et al.  AS8-static random access memory (SRAM): asymmetric SRAM architecture for soft error hardening enhancement , 2017, IET Circuits Devices Syst..

[17]  Osman S. Unsal,et al.  JSRAM: A Circuit-Level Technique for Trading-Off Robustness and Capacity in Cache Memories , 2015, 2015 IEEE Computer Society Annual Symposium on VLSI.

[18]  Jing Guo,et al.  Novel Low-Power and Highly Reliable Radiation Hardened Memory Cell for 65 nm CMOS Technology , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Lorena Anghel,et al.  Cost reduction and evaluation of temporary faults detecting technique , 2000, DATE '00.

[20]  Jun Xu,et al.  A novel soft error immunity SRAM cell , 2013, 2013 IEEE International Integrated Reliability Workshop Final Report.

[21]  Yong-Bin Kim,et al.  Analysis and Design of Nanoscale CMOS Storage Elements for Single-Event Hardening With Multiple-Node Upset , 2012, IEEE Transactions on Device and Materials Reliability.

[22]  Yong-Bin Kim,et al.  A 11-Transistor Nanoscale CMOS Memory Cell for Hardening to Soft Errors , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  M. Yabuuchi,et al.  A 45 nm 2-port 8T-SRAM Using Hierarchical Replica Bitline Technique With Immunity From Simultaneous R/W Access Issues , 2008, IEEE Journal of Solid-State Circuits.

[24]  Robert Ecoffet,et al.  Determination of key parameters for SEU occurrence using 3-D full cell SRAM simulations , 1999 .