Jitter measurements of a PowerPC/sup TM/ microprocessor using an analytic signal method

This paper demonstrates a new method for measuring both peak-to-peak and RMS jitter in PLL output signals. The theoretical basis for this method is derived from analytic signal theory. To validate the method, experimental data from PowerPC/sup TM/ microprocessor jitter measurements is compared with results obtained with the conventional time interval analyzer (TIA) technique.

[1]  D. Chu.  Phase digitizing sharpens timing measurements , 1988, IEEE Spectrum.

[2]  H. Saunders,et al.  Probability, Random Variables and Stochastic Processes (2nd Edition) , 1989 .

[3]  Tadahiro Ohmi,et al.  Extraction of peak-to-peak and RMS sinusoidal jitter using an analytic signal method , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[4]  Jan B. Wilstrup.  A method of serial data jitter analysis using one-shot time interval measurements , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[5]  G. Gerosa,et al.  A Wide-Bandwidth Low-Voltage Pll for Powerpc Microprocessors , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.