论文信息 - A Wide-range 130-nm CMOS Statistic-based Frequency Ratio Calculator

A Wide-range 130-nm CMOS Statistic-based Frequency Ratio Calculator

This paper presents the first frequency ratio calculator (FRC), which calculates the frequency ratio of an input signal and a reference signal with an accuracy better than 0.01. The circuit implementation is based on the proposed statistic algorithm such that its performance is resistant to PVT variation. Developed in 130-nm CMOS technology, the input signal frequency range of the FRC is from 135 to 850 MHz. The ratio calculation time takes only two reference cycles. The FRC consumes 4.3 −15.9 mW from a 1.2V supply voltage for different input frequency.

Yun-Chih Lu | Yi-Jan Emery Chen | Yen-Yu Pan

[1] Poras T. Balsara,et al. Numerical Model of an Injection-Locked Wideband Frequency Modulator for Polar Transmitters , 2017, IEEE Transactions on Microwave Theory and Techniques.

[2] David Blaauw,et al. 8.4 A 2.5ps 0.8-to-3.2GHz bang-bang phase- and frequency-detector-based all-digital PLL with noise self-adjustment , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[3] Yue Chen,et al. A 3.5–6.8GHz wide-bandwidth DTC-assisted fractional-N all-digital PLL with a MASH ΔΣ TDC for low in-band phase noise , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.

[4] Yue Chen,et al. A 3.5–6.8-GHz Wide-Bandwidth DTC-Assisted Fractional-N All-Digital PLL With a MASH $\Delta \Sigma $ -TDC for Low In-Band Phase Noise , 2017, IEEE Journal of Solid-State Circuits.

[5] Taeik Kim,et al. 14.4 A 5GHz −95dBc-reference-Spur 9.5mW digital fractional-N PLL using reference-multiplied time-to-digital converter and reference-spur cancellation in 65nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[6] Robert Bogdan Staszewski,et al. An Ultracompact 9.4–14.8-GHz Transformer-Based Fractional-N All-Digital PLL in 40-nm CMOS , 2017, IEEE Transactions on Microwave Theory and Techniques.