Dynamic voltage and frequency management for a low-power embedded microprocessor
暂无分享,去创建一个
Takahiro Seki | Akihiko Hashiguchi | Katsunori Seno | Masayuki Shimura | Satoshi Akui | Masakatsu Nakai | Tetsumasa Meguro | Tetsuo Kondo | Hirokazu Kawahara | Kazuo Kumano | S. Akui | Tetsuo Kondo | M. Nakai | K. Seno | T. Meguro | T. Seki | Hirokazu Kawahara | K. Kumano | M. Shimura | A. Hashiguchi
[1] R.W. Brodersen,et al. A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.
[2] F. Sano,et al. A 300 MIPS/W RISC core processor with variable supply-voltage scheme in variable threshold-voltage CMOS , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.
[3] Sakurai,et al. A Lean Power Management technique: the lowest power consumption for the given operating speed of LSIs , 1997, Symposium 1997 on VLSI Circuits.
[4] T. Nguyen,et al. A 0.9 V to 1.95 V dynamic voltage-scalable and frequency-scalable 32 b PowerPC processor , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[5] Vivek De,et al. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).