Operational-amplifier compilation with performance optimization

A method for designing analog circuits in which topological design is followed by simultaneous device sizing and layout design is described. By merging circuit and layout design into a single design process, analog circuits can be optimally designed taking layout parasitics fully into account. Using the method, a CMOS operational-amplifier compiler (OAC) has been developed. Given a set of performance specifications and process parameters, OAC generates a layout with circuit performance optimized to meet specified performance constraints. A procedural layout technique is employed to generate a compact and practical layout. A nonlinear optimization method for device sizing which relies on the results of simulations based on the circuit extracted from the layout is applied. Design experiments have shown that OAC can produce satisfactory results with respect to both circuit performance and layout density. >

[1]  M. J. Box.  A Comparison of Several Current Optimization Methods, and the use of Transformations in Constrained Problems , 1966, Comput. J..

[2]  Carlo H. Séquin,et al.  Automatic layout generation for CMOS operational amplifiers , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[3]  J. Litsios,et al.  ILAC: an automated layout tool for analog CMOS circuits , 1989 .

[4]  Rob A. Rutenbar,et al.  A Prototype Framework for Knowledge-Based Analog Circuit Synthesis , 1987, DAC 1987.

[5]  Hidetoshi Onodera,et al.  An efficient algorithm for layout compaction problem with symmetry constraints , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[6]  Yannis P. Tsividis,et al.  Problems in Precision Modeling of the MOS Transistor for Analog Applications , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Eric A. Vittoz,et al.  IDAC: an interactive design tool for analog CMOS circuits , 1987 .

[8]  Rob A. Rutenbar,et al.  Automatic layout of custom analog cells in ANAGRAM , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[9]  J. Litsios,et al.  ILAC: an automated layout tool for analog CMOS circuits , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[10]  C. Meixenberger,et al.  Towards an analog system design environment , 1989 .

[11]  Hiroyuki Kanbara,et al.  Module Generation of a CMOS Op Amp Using a Non-linear Optimization Method , 1988 .

[12]  E. Berkcan,et al.  Analog compilation based on successive decompositions , 1988, DAC '88.

[13]  Warren E. Cory.  Layla: A VLSI Layout Language , 1985, DAC 1985.

[14]  D. Marquardt.  An Algorithm for Least-Squares Estimation of Nonlinear Parameters , 1963 .