Code-width testing-based compact ADC BIST circuit

This paper proposes a new analog-to-digital converter (ADC) built-in self-test (BIST) scheme based on code-width and sample-difference testing that does not require a slope-calibrated ramp signal. The proposed BIST scheme can be implemented by a simple digital circuit whose gate count is only approximately 550. The proposed BIST scheme is verified by simulation with 138 test circuits of 6-b pipeline ADC with arbitrary faults. Simulation results show that it effectively detects not only the catastrophic faults but also some parametric faults. The simulated fault coverage is approximately 99%.

[1]  Edgar Sanchez-Sinencio,et al.  On-chip ramp generators for mixed-signal BIST and ADC self-test , 2003, IEEE J. Solid State Circuits.

[2]  Gordon W. Roberts,et al.  On the practical implementation of mixed analog-digital BIST , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[3]  Cheng-Wen Wu,et al.  Cost and benefit models for logic and memory BIST , 2000, DATE '00.

[4]  Karim Arabi,et al.  A new digital test approach for analog-to-digital converter testing , 1996, Proceedings of 14th VLSI Test Symposium.

[5]  Kwang-Ting Cheng,et al.  A BIST scheme for on-chip ADC and DAC testing , 2000, DATE '00.

[6]  Narumi Sakashita,et al.  A built-in self-test for ADC and DAC in a single-chip speech CODEC , 1993, Proceedings of IEEE International Test Conference - (ITC).

[7]  Karim Arabi,et al.  Efficient and accurate testing of analog-to-digital converters using oscillation-test method , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[8]  Kuen-Jong Lee,et al.  An on chip ADC test structure , 2000, DATE '00.

[9]  Degang Chen,et al.  A histogram based AM-BIST algorithm for ADC characterization using imprecise stimulus , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[10]  Florence Azaïs,et al.  Implementation of a linear histogram BIST for ADCs , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[11]  J.P. Teixeira,et al.  Defect-oriented testing of analogue and mixed signal ICs , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[12]  Taco Zwemstra,et al.  Built-in self-test methodology for A/D converters , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[13]  Gordon W. Roberts,et al.  A stand-alone integrated excitation/extraction system for analog BIST applications , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).