Dual frequency mid-gap capacitively coupled plasma (m-CCP) for conventional and DSA patterning at 10nm node and beyond

In this paper, we demonstrate the unique advantage of dual-frequency mid-gap capacitively coupled plasma (m-CCP) in advanced node patterning process with regard to etch rate / depth uniformity and critical dimension (CD) control in conjunction with wider process window for aspect ratio dependent & microloading effects. Unlike the non-planar plasma sources, the simple design of the mid-gap CCPs enables both metal and non-metal hard-mask based patterning, which provides essential flexibility for conventional and DSA patterning. We present data on both, the conventional multi patterning as well as DSA patterning for trenches / fins and holes. Rigorous CD control and CDU is shown to be crucial for multi patterning as they lead to undesirable odd-even delta and pitch walking. For DSA patterning, co-optimized Ne / Vdc of the dual frequency CCPs would be demonstrated to be advantageous for higher organic-to-organic selectivity during co-polymer etching.

[1]  Mignot Yann,et al.  56nm pitch Cu dual-damascene interconnects with self-aligned via using negative-tone development Lithography-Etch-Lithography-Etch patterning scheme , 2013 .

[2]  Rich Wise,et al.  Advanced plasma etch technologies for nanopatterning , 2012, Advanced Lithography.

[3]  Michael A. Lieberman,et al.  Local and global particle and power balance in large area capacitive discharges , 2003 .

[4]  Yayi Wei,et al.  20nm VIA BEOL patterning challenges , 2013, Advanced Lithography.

[5]  E. Soda,et al.  56nm-pitch low-k/Cu dual-damascene interconnects integration with sidewall image transfer (SIT) patterning scheme , 2012, 2012 IEEE International Interconnect Technology Conference.

[6]  Yongan Xu,et al.  56 nm pitch copper dual-damascene interconnects with triple pitch split metal and double pitch split via , 2012, 2012 IEEE International Interconnect Technology Conference.

[7]  Sebastian Engelmann,et al.  Pattern transfer of directed self-assembly (DSA) patterns for CMOS device applications , 2013, Advanced Lithography.

[8]  Vincent M. Donnelly,et al.  Plasma etching: Yesterday, today, and tomorrow , 2013 .

[9]  Akiteru Ko,et al.  Fabrication of 28nm pitch Si fins with DSA lithography , 2013, Advanced Lithography.

[10]  M. Meyyappan,et al.  Monte Carlo sensitivity analysis of CF2 and CF radical densities in a c‐C4F8 plasma , 2004 .

[11]  Vincent Wiaux,et al.  Double patterning design split implementation and validation for the 32nm node , 2007, SPIE Advanced Lithography.

[12]  Makoto Sekine,et al.  Study for plasma etching of dielectric film in semiconductor device manufacturing. Review of ASET research project , 2002 .

[13]  Harry J. Levinson,et al.  Spacer-defined double patterning for 20nm and beyond logic BEOL technology , 2011, Advanced Lithography.

[14]  H. S. Fogler,et al.  Elements of Chemical Reaction Engineering , 1986 .

[15]  Robert L. Bruce,et al.  Advanced plasma etch for the 10nm node and beyond , 2013, Advanced Lithography.

[16]  Shoji Mimotogi.  Extension of patterning technologies down to sub-10nm half pitch , 2013, Advanced Lithography.

[17]  Eiichi Nishimura,et al.  Exploration of suitable dry etch technologies for directed self-assembly , 2012, Advanced Lithography.

[18]  A R Clarke,et al.  Yesterday, today, and tomorrow. , 1970, Nursing forum.