SDG vs ADG with tied and independent gate options in the subthreshold logic for ultra low power applications

Subthreshold region of operation has gained wide research interest for applications requiring Ultra low power consumption and medium frequency of operation. Double gate MOSFETs are proved to be better candidates for subthreshold operation due to their near ideal subthreshold slope and negligible gate capacitance. However it is not yet clear whether symmetric (SDG) or Asymmetric (ADG) DG with options of Tied (3T) and Independent gates (4T) are optimal for subthreshold circuit design. In this paper, we compare the performance characteristics of SDG and ADG circuits with tied(3T) and Independent gate(4T) options for the subthreshold logic by applying them to some basic logic gates such as NAND, NOR gates for the 32nm technology node. We also present the performance comparisons of SDG and ADG circuits for subthreshold logic in the presence of supply voltage and temperature variations. We found that 3T ADG circuits offer approximately 13–14% better power consumption, 4–5% better speed and 16–18.3% better PDP than 3TSDG based circuits.

[1]  Bo Zhai,et al.  A 2.60pJ/Inst Subthreshold Sensor Processor for Optimal Energy Efficiency , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[2]  B.C. Paul,et al.  Underlap DGMOS for ultra-low power digital sub-threshold operation , 2005, 63rd Device Research Conference Digest, 2005. DRC '05..

[3]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[4]  Keunwoo Kim,et al.  Optimal double-gate MOSFETs: symmetrical or asymmetrical gates? , 1999, 1999 IEEE International SOI Conference. Proceedings (Cat. No.99CH36345).

[5]  Keunwoo Kim,et al.  Double-gate CMOS: symmetrical- versus asymmetrical-gate devices , 2001 .

[6]  Xiaoxia Wu,et al.  Analysis of Subthreshold Finfet Circuits for Ultra-Low Power Design , 2006, 2006 IEEE International SOC Conference.

[7]  J. Fellrath,et al.  CMOS analog integrated circuits based on weak inversion operations , 1977 .

[8]  K. Roy,et al.  Double gate-MOSFET subthreshold circuit for ultralow power applications , 2004, IEEE Transactions on Electron Devices.

[9]  Kaushik Roy,et al.  Digital CMOS logic operation in the sub-threshold region , 2000, ACM Great Lakes Symposium on VLSI.

[10]  Qiang Chen,et al.  A comparative study of threshold variations in symmetric and asymmetric undoped double-gate MOSFETs , 2002, 2002 IEEE International SOI Conference.

[11]  A. Dey,et al.  Analytical Model of Subthreshold Current and Slope for Asymmetric 4-T and 3-T Double-Gate MOSFETs , 2008, IEEE Transactions on Electron Devices.

[12]  Yang‐Kyu Choi,et al.  Universal Potential Model in Tied and Separated Double-Gate MOSFETs With Consideration of Symmetric and Asymmetric Structure , 2008, IEEE Transactions on Electron Devices.

[13]  B.C. Paul,et al.  Oxide Thickness Optimization for Digital Subthreshold Operation , 2008, IEEE Transactions on Electron Devices.

[14]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[15]  John Keane,et al.  Utilizing Reverse Short-Channel Effect for Optimal Subthreshold Circuit Design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[17]  J. Fossum,et al.  Extraordinarily high drive currents in asymmetrical double-gate MOSFETs , 2000 .

[18]  Kaushik Roy,et al.  Ultralow Power Computing with Sub-threshold Leakage: A Comparative Study of Bulk and SOI Technologies , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[19]  B.C. Paul,et al.  Device optimization for digital subthreshold logic operation , 2005, IEEE Transactions on Electron Devices.

[20]  K. Roy,et al.  Analysis of Options in Double-Gate MOS Technology: A Circuit Perspective , 2007, IEEE Transactions on Electron Devices.

[21]  C. Fiegna,et al.  Comparison of symmetric and asymmetric double gate MOSFETs: tunneling currents and hot electrons , 2001, 2001 International Semiconductor Device Research Symposium. Symposium Proceedings (Cat. No.01EX497).