Asynchronous circuits: an increasingly practical design solution
暂无分享,去创建一个
[1] Alain J. Martin,et al. An asynchronous pipelined lattice structure filter , 1994, Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems.
[2] H. Peter Hofstee,et al. Verification of delayed-reset domino circuits using ATACS , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[3] Peter A. Beerel,et al. Relative timing based verification of timed circuits and systems , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.
[4] Joep L. W. Kessels,et al. The Tangram framework: asynchronous circuits for low power , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).
[5] William John Bainbridge,et al. Delay insensitive system-on-chip interconnect using 1-of-4 data encoding , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.
[6] Steven M. Nowick,et al. Robust interfaces for mixed-timing systems with application to latency-insensitive protocols , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[7] Jordi Cortadella,et al. Formal verification of safety properties in timed circuits , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).
[8] Alberto L. Sangiovanni-Vincentelli,et al. Theory of latency-insensitive design , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Kiyoshi Oguri,et al. Asynchronous Circuit Design , 2001 .
[10] Peter A. Beerel,et al. Single-track asynchronous pipeline templates using 1-of-N encoding , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[11] D. A. Edwards,et al. The Balsa Asynchronous Circuit Synthesis System , 2000 .
[12] T. Nanya. TITAC-2 : A 32-bit scalable-delay-insensitive microprocessor , 1997 .
[13] Ran Ginosar,et al. An asynchronous instruction length decoder , 2001, IEEE J. Solid State Circuits.
[14] P. Marston,et al. Designing asynchronous standby circuits for a low-power pager , 1999 .
[15] Proceedings International Symposium on Quality Electronic Design , 2002, Proceedings International Symposium on Quality Electronic Design.
[16] Jim D. Garside,et al. AMULET3: a 100 MIPS asynchronous embedded processor , 2000, Proceedings 2000 International Conference on Computer Design.
[17] Luciano Lavagno,et al. Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .
[18] D. Heidel,et al. Asynchronous interlocked pipelined CMOS circuits operating at 3.3-4.5 GHz , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[19] Steven M. Nowick,et al. High-throughput asynchronous pipelines for fine-grain dynamic datapaths , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).
[20] Peter A. Beerel,et al. Speculative completion for the design of high-performance asynchronous dynamic adders , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[21] Peter A. Beerel,et al. Control circuit templates for asynchronous bundled-data pipelines , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[22] Steven M. Nowick,et al. Fast heuristic and exact algorithms for two-level hazard-free logic minimization , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[23] Paul I. Pénzes,et al. The design of an asynchronous MIPS R3000 microprocessor , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.
[24] Steven M. Nowick,et al. Scanning the Technology Applications of Asynchronous Circuits , 1999 .
[25] Vladimir Stojanovic,et al. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.
[26] Steven M. Nowick,et al. Applications of asynchronous circuits , 1999, Proc. IEEE.
[27] Ad M. G. Peeters,et al. The tangram framework (embedded tutorial): asynchronous circuits for low power , 2001, ASP-DAC '01.
[28] Peter A. Beerel,et al. High-speed QDI asynchronous pipelines , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.
[29] Alain J. Martin. Synthesis of Asynchronous VLSI Circuits , 1991 .
[30] Alain J. Martin. The limitations to delay-insensitivity in asynchronous circuits , 1990 .
[31] Andrew M Lines,et al. Pipelined Asynchronous Circuits , 1998 .
[32] Peter A. Beerel,et al. High-speed non-linear asynchronous pipelines , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[33] Ivan E. Sutherland,et al. GasP: a minimal FIFO control , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.
[34] M.A. Horowitz,et al. Skew-tolerant domino circuits , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.