A monolithic 3D integrated nanomagnetic co-processing unit
暂无分享,去创建一个
S. Breitkreutz-v. Gamm | Markus Becherer | Doris Schmitt-Landsiedel | Irina Eichwald | György Csaba | Josef Kiermaier | G. Žiemys
[1] Wolfgang Porod,et al. Threshold Gate-Based Circuits From Nanomagnetic Logic , 2014, IEEE Transactions on Nanotechnology.
[2] Compact modeling of perpendicular nanomagnetic logic based on threshold gates , 2014 .
[3] Wolfgang Porod,et al. Majority logic gate for 3D magnetic computing. , 2014, Nanotechnology.
[4] György Csaba,et al. Nanomagnetic logic clocked in the MHz regime , 2013, 2013 Proceedings of the European Solid-State Device Research Conference (ESSDERC).
[5] Wolfgang Porod,et al. A computing architecture composed of field‐coupled single domain nanomagnets clocked by magnetic field , 2003, Int. J. Circuit Theory Appl..
[6] Mitsumasa Koyanagi,et al. High-Density Through Silicon Vias for 3-D LSIs , 2009, Proceedings of the IEEE.
[7] Doris Schmitt-Landsiedel,et al. Field-coupled computing: Investigating the properties of ferromagnetic nanodots , 2011 .
[8] D. Schmitt-Landsiedel,et al. Towards a Signal Crossing in Double-Layer Nanomagnetic Logic , 2013, IEEE Transactions on Magnetics.
[9] Alain C. Diebold,et al. 2012 Updates to the International Technology Roadmap for Semiconductors (ITRS) Metrology Chapter | NIST , 2013 .
[10] Wolfgang Porod,et al. Field-coupled computing in magnetic multilayers , 2008 .
[11] D. Schmitt-Landsiedel,et al. Ultra-low volume ferromagnetic nanodots for field-coupled computing devices , 2010, 2010 Proceedings of the European Solid State Device Research Conference.
[12] Wolfgang Porod,et al. Field-coupled nanomagnets for interconnect-free nonvolatile computing , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[13] Doris Schmitt-Landsiedel,et al. Nanomagnetic Logic: Demonstration of directed signal flow for field-coupled computing devices , 2011, 2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC).
[14] D. E. Nikonov,et al. Uniform methodology for benchmarking beyond-CMOS logic devices , 2012, 2012 International Electron Devices Meeting.
[15] G. Csaba,et al. Majority Gate for Nanomagnetic Logic With Perpendicular Magnetic Anisotropy , 2012, IEEE Transactions on Magnetics.
[17] Dominique Mailly,et al. Experimental evidence of the Neel-Brown model of magnetization reversal , 1997 .
[18] S. Borkar,et al. Review of On-Chip Inductor Structures With Magnetic Films , 2009, IEEE Transactions on Magnetics.
[19] Doris Schmitt-Landsiedel,et al. Towards on-chip clocking of perpendicular Nanomagnetic Logic , 2014 .
[20] Bernard Dieny,et al. The 2014 Magnetism Roadmap , 2014 .
[22] Peng Li,et al. NanoMagnet logic , 2012, 70th Device Research Conference.
[23] Doris Schmitt-Landsiedel,et al. Controlled reversal of Co/Pt Dots for nanomagnetic logic applications , 2012 .
[24] G. Csaba,et al. Electrical Input Structures for Nanomagnetic Logic Devices , 2012 .
[25] Doris Schmitt-Landsiedel,et al. Investigations on Nanomagnetic Logic by Experiment-Based Compact Modeling , 2013 .
[26] D. Schmitt-Landsiedel,et al. Systolic architectures and applications for nanomagnet logic , 2012, 2012 IEEE Silicon Nanoelectronics Workshop (SNW).
[27] Paolo Lugli,et al. Design of a systolic pattern matcher for Nanomagnet Logic , 2012, 2012 15th International Workshop on Computational Electronics.
[28] W. Porod,et al. Controlled domain wall pinning in nanowires with perpendicular magnetic anisotropy by localized fringing fields , 2014 .
[29] György Csaba,et al. Programmable Input for Nanomagnetic Logic Devices , 2012 .
[30] A. Natarajarathinam,et al. Perpendicular Magnetic Tunnel Junctions Using Co-based Multilayers , 2010 .
[31] Doris Schmitt-Landsiedel,et al. Information transport in field-coupled nanomagnetic logic devices , 2013 .
[32] J. H. Franken,et al. Domain-wall pinning by local control of anisotropy in Pt/Co/Pt strips , 2011, Journal of physics. Condensed matter : an Institute of Physics journal.
[33] Michael Niemier,et al. 1-Bit Full Adder in Perpendicular Nanomagnetic Logic using a Novel 5-Input Majority Gate , 2014 .
[34] Wolfgang Porod,et al. Experimental Realization of a Nanomagnet Full Adder Using Slanted-Edge Magnets , 2013, IEEE Transactions on Magnetics.
[35] Doris Schmitt-Landsiedel,et al. Signal crossing in perpendicular nanomagnetic logic , 2014 .
[36] A. Panchula,et al. Magnetically engineered spintronic sensors and memory , 2003, Proc. IEEE.
[37] Rainer Waser,et al. Nanoelectronics and Information Technology: Advanced Electronic Materials and Novel Devices , 2003 .
[38] A Imre,et al. Majority Logic Gate for Magnetic Quantum-Dot Cellular Automata , 2006, Science.
[39] G H Bernstein,et al. Nanomagnet logic: progress toward system-level integration , 2011, Journal of physics. Condensed matter : an Institute of Physics journal.
[40] D Petit,et al. Magnetic Domain-Wall Logic , 2005, Science.
[41] G. Csaba,et al. Nanomagnetic Logic: Error-Free, Directed Signal Transmission by an Inverter Chain , 2012, IEEE Transactions on Magnetics.
[42] Paolo Lugli,et al. On-chip Extraordinary Hall-effect sensors for characterization of nanomagnetic logic devices , 2010 .