Design of high stability, low power and high speed 12T SRAM cell in 32-nm CNTFET technology

[1]  M. Gholipour,et al.  A Single-Bitline 9T SRAM for Low-Power Near-Threshold Operation in FinFET Technology , 2022, Arabian Journal for Science and Engineering.

[2]  M. Gholipour,et al.  A Reliable Low Standby Power 10T SRAM Cell With Expanded Static Noise Margins , 2022, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  M. Gholipour,et al.  Ultra-low-power and stable 10-nm FinFET 10T sub-threshold SRAM , 2022, Microelectron. J..

[4]  Morteza Gholipour,et al.  Design of a Schmitt-Trigger-Based 7T SRAM cell for variation resilient Low-Energy consumption and reliable internet of things applications , 2021, AEU - International Journal of Electronics and Communications.

[5]  K. Gunavathi,et al.  Effect of CNTFET Parameters on Novel High Stable and Low Power: 8T CNTFET SRAM Cell , 2021, Transactions on Electrical and Electronic Materials.

[6]  Ashish Sachdeva,et al.  A soft-error resilient low power static random access memory cell , 2021, Analog Integrated Circuits and Signal Processing.

[7]  P. Hajipour,et al.  Implementation of triple-value memory cell based carbon nanotube field-effect transistor , 2020 .

[8]  K. Gunavathi,et al.  High Stable and Low Power 8T CNTFET SRAM Cell , 2020, J. Circuits Syst. Comput..

[9]  Neeta Pandey,et al.  A low power subthreshold Schmitt Trigger based 12T SRAM bit cell with process-variation-tolerant write-ability , 2020, Microelectron. J..

[10]  Wing-Hung Ki,et al.  Half-Select-Free Low-Power Dynamic Loop-Cutting Write Assist SRAM Cell for Space Applications , 2020, IEEE Transactions on Electron Devices.

[11]  Tarun Kumar Gupta,et al.  Performance evaluation of single-ended disturb-free CNTFET-based multi-Vt SRAM , 2019, Microelectron. J..

[12]  Santosh Kumar Vishvakarma,et al.  Half-select free bit-line sharing 12T SRAM with double-adjacent bits soft error correction and a reconfigurable FPGA for low-power applications , 2019, AEU - International Journal of Electronics and Communications.

[13]  Shaahin Hessabi,et al.  A low-power single-ended SRAM in FinFET technology , 2019, AEU - International Journal of Electronics and Communications.

[14]  K. Gunavathi,et al.  Stability Analysis of 6T CNTFET SRAM Cell for Single and Multiple CNTs , 2018, 2018 4th International Conference on Devices, Circuits and Systems (ICDCS).

[15]  Massoud Pedram,et al.  Internal write-back and read-before-write schemes to eliminate the disturbance to the half-selected cells in SRAMs , 2018, IET Circuits Devices Syst..

[16]  Mohd Hasan,et al.  Robust TFET SRAM cell for ultra-low power IoT application , 2017, 2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC).

[17]  Balwinder Raj,et al.  Design and analysis of electrostatic doped Schottky barrier CNTFET based low power SRAM , 2017 .

[18]  Santosh Kumar Vishvakarma,et al.  Stable, Reliable, and Bit-Interleaving 12T SRAM for Space Applications: A Device Circuit Co-Design , 2017, IEEE Transactions on Semiconductor Manufacturing.

[19]  Debiprasad Priyabrata Acharya,et al.  A read disturbance free differential read SRAM cell for low power and reliable cache in embedded processor , 2017 .

[20]  Balwinder Raj,et al.  Modeling and simulation of carbon nanotube field effect transistor and its circuit application , 2016 .

[21]  Fabrizio Lombardi,et al.  Assessment of CNTFET based circuit performance and robustness to PVT variations , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[22]  Ashish Sachdeva,et al.  Design of multi-cell upset immune single-end SRAM for low power applications , 2021 .

[23]  Mohd. Hasan,et al.  Pseudo differential multi-cell upset immune robust SRAM cell for ultra-low power applications , 2018 .

[24]  Chao Lu,et al.  Charge recycling 8T SRAM design for low voltage robust operation , 2016 .

[25]  Yong-Bin Kim,et al.  Design of a CNTFET-Based SRAM Cell by Dual-Chirality Selection , 2010, IEEE Transactions on Nanotechnology.